US4499536A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Signal transfer timing control using stored data relating to operating speeds of memory and processor
Assignee: Hitachi Ltd
•
Filing: 1981-12-09
•
Granted: 1985-02-12
•
Expires: 2001-12-09
Abstract
Abstract A memory controlling apparatus retains time information prepared based on performance of a memory and a processor, and determines timing of signal exchange between the memory and the processor based on the time information. An access time to the memory is reduced while maintaining a flexibility to a change of the access time due to increase of memory capacity or reconfiguration of the memory.
Inventors
- 👤 Kazutoshi Gemma
- 👤 Michiyasu Ishibashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 04:15
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4234; G06F13/4243
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
182 words
A memory controlling apparatus for controlling signal transfer between a memory for storing data and a processor for processing the data accessed to said memory, comprising: means for retaining time information based on the operating speed of at least said memory and said processor, including means for receiving from said processor and storing respective data relating to the operating speed of said processor and the operating speed of said memory; and control means for controlling the timing of signal transfer between said processor and said memory based on at least said time information of said retaining means, including first means responsive to said processor for transmitting a memory access signal to said memory and second means connected to said receiving and storing means and responsive to said access signal for transmitting to said memory a signal to command said memory to transmit data to said processor at a time subsequent to transmission of said memory access signal which is determined by said data relating to the operating speed of said memory and said processor as stored in said receiving and storing means.
Claim 2
Dependent Claim
182 words
A memory controlling apparatus for controlling signal transfer between a memory for storing data and a processor for processing the data accessed to said memory, comprising: means for retaining time information based on the operating speed of at least said memory and said processor, including means for receiving from said processor and storing respective data relating to the operating speed of said processor and the operating speed of said memory; and control means for controlling the timing of signal transfer between said processor and said memory based on at least said time information of said retaining means, including first means responsive to said processor for transmitting a memory access signal to said memory and second means connected to said receiving and storing means and responsive to said access signal for transmitting to said memory a signal to command said memory to transmit data to said processor at a time subsequent to transmission of said memory access signal which is determined by said data relating to the operating speed of said memory and said processor as stored in said receiving and storing means.
Claim 3
Dependent Claim
35 words
A memory controlling apparatus according to claim 1 wherein said control means comprises means for controlling said timing of said signal transfer based on said time information and the type of access to said memory.
Claim 4
Dependent Claim
38 words
A memory controlling apparatus according to claim 1 wherein said receiving and storing means comprises means for storing the access time of the memory cells of said memory and information concerning the machine cycle time of said processor.
Claim 5
Dependent Claim
37 words
A memory controlling apparatus according to claim 2, wherein said receiving and storing means comprises means for storing the access time of memory cells of said memory and information concerning the machine cycle time of said processor.
Claim 6
Dependent Claim
95 words
A memory controlling apparatus according to claim 1 wherein said second means in said control means comprises counter means for counting signals generated in synchronism with a machine cycle of said processor and means responsive to the output of said counter means and the output of said first means for producing said signal to command said memory to transmit data when the count of said counter means reaches a predetermined count in relation to the data relating to the operating speed of said memory and said processor as stored in said receiving and storing means.
Claim 7
Dependent Claim
95 words
A memory controlling apparatus according to claim 2, wherein said second means in said control means comprises counter means for counting signals generated in synchronism with a machine cycle of said processor and means responsive to the output of said counter means and the output of said first means for producing said signal to command said memory to transmit data when the count of said counter means reaches a predetermined count in relation to the data relating to the operating speed of said memory and said processor as stored in said receiving and storing means.
Claim 8
Dependent Claim
38 words
A memory controlling apparatus according to claim 5, wherein said receiving and storing means comprises means for storing the access time of the memory cells of said memory and information concerning the machine cycle time of said processor.
Claim 9
Dependent Claim
38 words
A memory controlling apparatus according to claim 6, wherein said receiving and storing means comprises means for storing the access time of the memory cells of said memory and information concerning the machine cycle time of said processor.
Claim 10
Dependent Claim
61 words
A memory controlling appartus according to claim 5, wherein said first means in said control means comprises logic circuit means for producing output control signals which represent a predetermined logical relationship between the data relating to the operating speed of said processor and the data relating to the operating speed of said memory as provided by said receiving and storing means.
Claim 11
Dependent Claim
65 words
A memory controlling apparatus according to claim 9, wherein said second means in said control means includes decoder means for producing timing signals in response to the output of said counter means, and third means responsive to said timing signals from said decoder means and said output control signals from said logic circuit means for producing said signal to command said memory to transmit data.
Claim 12
Dependent Claim
28 words
A memory controlling apparatus according to claim 10, wherein said counter means is connected to receive said start signal from said processor so as to be reset thereby.
Claim 13
Dependent Claim
61 words
A memory controlling apparatus according to claim 6, wherein said first means in said control means comprises logic circuit means for producing output control signals which represent a predetermined logical relationship between the data relating to the operating speed of said processor and the data relating to the operating speed of said memory as provided by said receiving and storing means.
Claim 14
Dependent Claim
77 words
A memory controlling apparatus according to claim 12, wherein said second means in said control means includes decoder means for producing timing signals in response to the output of said counter means, and third means responsive to said timing signals from said decoder, said output control signals from said logic circuit means and signals from said processor as to the type of access to said memory for producing said signal to command said memory to transmit data.
Claim 15
Dependent Claim
28 words
A memory controlling apparatus according to claim 13, wherein said counter means is connected to receive said start signal from said processor so as to be reset thereby.
References Cited (Backward Citations)
US3753232A
Cited
US4044333A
Cited
US3967249A
Cited
US3931613A
Cited
US4075692A
Cited
US4090239A
Cited
US4191998A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-02-12 | 1988-08-13 | 1989-02-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-02-12 | 1992-08-13 | 1993-02-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-02-12 | 1996-08-13 | 1997-02-12 | $7700.00 | Window Closed / Lapsed |