US4496937A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Sampled signal generation circuit
Assignee: Toshiba Corp
•
Filing: 1983-04-20
•
Granted: 1985-01-29
•
Expires: 2003-04-20
Abstract
Abstract A sampled data generation circuit includes a voltage controlled oscillator for producing an output signal with a frequency variable according to a control voltage, a sample and hold circuit for sampling and holding an analog input signal in response to the output signal from the voltage controlled oscillator, and a control circuit for detecting the difference between two successive sampled data generated from the sample and hold circuit and supplying the voltage controlled oscillator with an output signal corresponding to the difference as the control voltage, thereby controlling the voltage controlled oscillator so that the greater the difference, the higher the frequency of the output signal from the voltage controlled oscillator is.
Inventors
- 👤 Kazuo Kitagawa
- 👤 Kenjiro Endoh
- 👤 Hideshi Kira
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 05:56
CPC Classifications
G; G11; G11C; G11C27/00; G11C27/02; H; H03; H03M; H03M1/00; H03M1/12; H03M1/124; H03M1/48
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
139 words
An analog-digital converting circuit comprising: signal generating means for producing an output signal with a frequency variable according to a control signal; samping means for sampling an analog input signal in response to the output signal from said signal generating means; analog-digital converting means for converting analog data sampled by said sampling means into a digital signal; local digital-analog converting means for converting an output signal from said analog-digital converting means into an analog signal; and control means for detecting the gradient of an output signal from said local digital-analog converting means and supplying to said signal generating means an output signal corresponding to said gradient as said control signal, thereby controlling said signal generating means to increase or decrease the frequency of the output signal from said signal generating means according as said gradient becomes larger or smaller.
Claim 2
Dependent Claim
139 words
An analog-digital converting circuit comprising: signal generating means for producing an output signal with a frequency variable according to a control signal; samping means for sampling an analog input signal in response to the output signal from said signal generating means; analog-digital converting means for converting analog data sampled by said sampling means into a digital signal; local digital-analog converting means for converting an output signal from said analog-digital converting means into an analog signal; and control means for detecting the gradient of an output signal from said local digital-analog converting means and supplying to said signal generating means an output signal corresponding to said gradient as said control signal, thereby controlling said signal generating means to increase or decrease the frequency of the output signal from said signal generating means according as said gradient becomes larger or smaller.
Claim 3
Dependent Claim
35 words
An analog-digital converting circuit according to claim 1, wherein said signal generating means is formed of a voltage controlled oscillator with a frequency controlled in accordance with the control signal generated from said control means.
Claim 4
Dependent Claim
36 words
An analog-digital converting circuit according to claim 1 or 2, further comprising a memory circuit for successively storing digital signals from said analog-digital converting means in response to the output signal from said signal generating means.
Claim 5
Dependent Claim
27 words
An analog-digital converting circuit according to claim 1, wherein said control means includes a differentiation circuit for differentiating an output signal from said local digital-analog converting means.
References Cited (Backward Citations)
US3021384A
Cited
US2978535A
Cited
US3324237A
Cited
US4222008A
Cited
US4393371A
Cited
US4291299A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-01-29 | 1988-07-30 | 1989-01-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-01-29 | 1992-07-30 | 1993-01-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-01-29 | 1996-07-30 | 1997-01-29 | $7700.00 | Window Closed / Lapsed |