US4489401A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electrical partitioning scheme for improving yields during the manufacture of semiconductor memory arrays
Assignee: Atmel Corp
•
Filing: 1982-04-12
•
Granted: 1984-12-18
•
Expires: 2002-04-12
Abstract
Abstract Circuitry for isolating and rendering inoperative faulty storage devices in a semiconductor memory array is disclosed. A determination is made as to whether the x-addresses of the faulty storage devices contain an address bit having a common value for all of the faulty storage devices. If such an address bit exists, the address buffer associated with the common address bit is programmed to lock in a permanent set of address indicator outputs. All x-address locations accessed by address signals containing the common address bit are thereafter disabled. The memory array continues to function at half its former storage capacity, using the storage devices associated with the remaining address locations.
Inventors
- 👤 George Smarandoiu
- 👤 George Perlegos
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 00:56
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/781
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
106 words
A circuit structure for electrically partitioning an array of semiconductor storage devices in order to isolate defective storage devices present in the array, said circuit structure comprising: a series of address buffer means connected to the array for respectively receiving the address bits of an address signal and for respectively generating a series of output signals which together serve to access and enable an individual storage device in accordance with the values of the address bits; and circuit means for locking the output signals from a selected one of said address buffer means into one of two permanent states when the array is to be partitioned.
Claim 2
Dependent Claim
106 words
A circuit structure for electrically partitioning an array of semiconductor storage devices in order to isolate defective storage devices present in the array, said circuit structure comprising: a series of address buffer means connected to the array for respectively receiving the address bits of an address signal and for respectively generating a series of output signals which together serve to access and enable an individual storage device in accordance with the values of the address bits; and circuit means for locking the output signals from a selected one of said address buffer means into one of two permanent states when the array is to be partitioned.
Claim 3
Dependent Claim
90 words
A circuit structure as set forth in claim 1, wherein each of said address buffer means includes a pair of inverters connected to receive one of the address bits of the address signal and said circuit means includes first and second programmable pull-down means respectively connected to the outputs of the pair of inverters in said selected one of said address buffer means for grounding one of said outputs of said pair of inverters in said selected one of said address buffer means when the array is to be partitioned.
Claim 4
Dependent Claim
34 words
A circuit structure as set forth in claim 2, wherein each of said first and second programmable pull-down means includes a gating means for connecting the output of the inverter associated therewith to ground.
Claim 5
Dependent Claim
59 words
A circuit structure as set forth in claim 3, wherein said gating means is a pull-down transistor connected between said output of said inverter associated therewith and ground, said pull-down transistor having a control gate connected to a pull-down circuit which normally renders said pull-down transistor non-conductive but which can be programmed to gate said pull-down transistor into conduction.
Claim 6
Dependent Claim
46 words
A circuit structure as set forth in claim 4, wherein said pull-down circuit includes a fusible link connected between ground and said control gate of said pull-down transistor and a pull-up transistor circuit connected between a voltage supply and said control gate of said pull-down transistor.
Claim 7
Dependent Claim
34 words
A circuit structure as set forth in claim 5, wherein said pull-down circuit further includes a fuse-blowing circuit means for blowing said fusible link when said pull-down transistor is to be gated into conduction.
Claim 8
Dependent Claim
34 words
A circuit structure as set forth in claim 6, wherein said fuse-blowing circuit includes a fuse-blowing transistor connected between a high voltage source and said fusible link, said fuse-blowing transistor having a control gate.
Claim 9
Dependent Claim
50 words
A circuit structure as set forth in claim 7, wherein said fuse-blowing circuit further includes a depletion-mode device connected between said control gate of said fuse-blowing transistor and a source of high voltage and at least one enhancement-mode device connected between said control gate of said fuse-blowing transistor and ground.
Claim 10
Dependent Claim
29 words
A circuit structure as set forth in claim 8, wherein said enhancement-mode device includes a control gate connected to receive a control signal for rendering said enhancement-mode device non-conductive.
Claim 11
Dependent Claim
93 words
A circuit structure as set forth in claim 1, wherein said output signals generated by said series of address buffer means respectively comprise sets of complimentary logic signals and said circuit means operates to lock the set of complimentary logic signals generated by said selected one of said address buffer means into said one of two permanent states, each of said two permanent states being characterized by two complimentary logic values respectively associated with the members of said set of complimentary logic signals generated by said selected one of said address buffer means.
Claim 12
Dependent Claim
105 words
In a semiconductor memory having an array of storage devices together with a series of address buffers which respectively receive the address bits of an address signal and which subsequently generate output signals for use in accessing and enabling an individual storage device in accordance with the values of the address bits, the improvement comprising: circuit means for locking the output signals from a selected one of the address buffers into one of two permanent states such that all storage devices having a common value for the address bit associated with the selected address buffer are electrically isolated and effectively removed from the semiconductor memory.
Claim 13
Dependent Claim
105 words
In a semiconductor memory having an array of storage devices together with a series of address buffers which respectively receive the address bits of an address signal and which subsequently generate output signals for use in accessing and enabling an individual storage device in accordance with the values of the address bits, the improvement comprising: circuit means for locking the output signals from a selected one of the address buffers into one of two permanent states such that all storage devices having a common value for the address bit associated with the selected address buffer are electrically isolated and effectively removed from the semiconductor memory.
Claim 14
Independent Claim
136 words
A method for electrically isolating defective storage devices present in a semiconductor memory having an array of storage devices together with a series of address buffers which respectively receive the address bits of an address signal and which subsequently generate output signals for use in accessing and enabling an individual storage device in accordance with the values of the address bits, said method comprising the steps of: identifying an address bit having a common value for substantially all of the defective storage devices; selecting the address buffer associated with said address bit so identified; and locking the output signals from said address buffer so selected into one of two permanent states such that all storage devices having said common value for said address bit so identified are electrically isolated and effectively removed from the semiconductor memory.
Claim 15
Independent Claim
136 words
A method for electrically isolating defective storage devices present in a semiconductor memory having an array of storage devices together with a series of address buffers which respectively receive the address bits of an address signal and which subsequently generate output signals for use in accessing and enabling an individual storage device in accordance with the values of the address bits, said method comprising the steps of: identifying an address bit having a common value for substantially all of the defective storage devices; selecting the address buffer associated with said address bit so identified; and locking the output signals from said address buffer so selected into one of two permanent states such that all storage devices having said common value for said address bit so identified are electrically isolated and effectively removed from the semiconductor memory.
References Cited (Backward Citations)
US4250570A
Cited
US4250570B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-12-18 | 1988-06-18 | 1988-12-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-12-18 | 1992-06-18 | 1992-12-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-12-18 | 1996-06-18 | 1996-12-18 | $7700.00 | Window Closed / Lapsed |