US4486716A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital FM demodulator using delay circuits
Assignee: US Philips Corp
•
Filing: 1982-06-14
•
Granted: 1984-12-04
•
Expires: 2002-06-14
Abstract
Abstract A digital circuit for demodulating a signal which was modulated in accordance with the relation ##EQU1## wherein ω o is the carrier and f(t) the modulating signal. This circuit comprises first of all two distinct paths which are arranged in parallel and are formed by two digital value determining stages (20) and (30), the first stage being intended to determine the values of the function ##EQU2## which correspond to the values of the input signal of the two paths and the second stage (30) being intended to determine the derivative of the input signal for said same values of the input signal. The circuit also comprises, at the output of these two paths, a multiplying circuit (40) for corresponding signals supplied by the first and second stages (20) and (30), intended to recover a digital signal which is proportional to the instantaneous frequency of the input signal. A clock circuit (50) determines the rate of operation of the first and second stages (20) and (30) and of the multiplying circuit (40).
Inventors
- 👤 Gerard Le Floch
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 01:13
CPC Classifications
H; H04; H04N; H04N11/00; H04N11/06; H04N11/18; H04N11/186; H03; H03D; H03D3/00; H03D3/007; H03D2200/00; H03D2200/0041; H03D2200/005; H03D2200/006; H03D2200/0062; H03D3/006
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
195 words
A digital circuit for demodulating a signal, which signal was modulated in accordance with the relation ##EQU8## wherein ω o is the carrier, f(t) the modulating signal, and A and φ o are constants, and then analogue-to-digitally converted, characterized in that said digital circuit comprises: (A) an input, to which said digitally converted signal is applied, two distinct paths arranged in parallel with each other and coupled to said input, said paths being formed by two digital value determining stages, the first stage determining the values of the function ##EQU9## which correspond to the values of the input signal which are common to the two paths, and the second stage determining the derivative of the input signal for said same values of the input signal; (B) a multiplying circuit coupled to an output of each of said paths for multiplying corresponding signals supplied by the first and second digital value determining stages, said multiplying circuit recovering a digital signal which is proportional to the instantaneous frequency of the frequency-modulated input signal; and (C) a clock circuit for determining the rates of operation of the first and second digital value determining stages and the multiplying circuit.
Claim 2
Dependent Claim
195 words
A digital circuit for demodulating a signal, which signal was modulated in accordance with the relation ##EQU8## wherein ω o is the carrier, f(t) the modulating signal, and A and φ o are constants, and then analogue-to-digitally converted, characterized in that said digital circuit comprises: (A) an input, to which said digitally converted signal is applied, two distinct paths arranged in parallel with each other and coupled to said input, said paths being formed by two digital value determining stages, the first stage determining the values of the function ##EQU9## which correspond to the values of the input signal which are common to the two paths, and the second stage determining the derivative of the input signal for said same values of the input signal; (B) a multiplying circuit coupled to an output of each of said paths for multiplying corresponding signals supplied by the first and second digital value determining stages, said multiplying circuit recovering a digital signal which is proportional to the instantaneous frequency of the frequency-modulated input signal; and (C) a clock circuit for determining the rates of operation of the first and second digital value determining stages and the multiplying circuit.
Claim 3
Dependent Claim
105 words
A circuit as claimed in claim 1, characterized in that the second digital value determining stage is a linear transversal filter having N delay circuits and that the first digital value determining stage comprises delay circuits and a digital memory, these delay circuits producing in the signal flowing through this first stage a delay which is equal to (N-1)/2 times the delay of each delay circuit of the transversal filter and to conveying to the digital memory the address in which there is the value of the function M which corresponds to the value of the derivative present at the output of the transversal filter.
Claim 4
Dependent Claim
44 words
A circuit as claimed in claim 1 or 2, characterized in that the control effected by the clock circuit is provided to cancel at the output of the multiplying circuit the signal values which would correspond to the asymptotic values of the function M.
Claim 5
Dependent Claim
59 words
A circuit as claimed in claim 2, characterized in that the number N of the delay circuits of the transversal filter is even, and in that the clock circuit imposes on the delay circuits of the first and second digital value determining stages rates of operation which are identical but shifted by one half-cycle with respect to each other.
Claim 6
Dependent Claim
51 words
A circuit as claimed in claim 2, characterized in that the number N of the delay circuits of the transversal filter is odd, and in that the clock circuit imposes on the delay circuits of the first and second digital value determining stages rates of operation which are identical and synchronous.
Claim 7
Dependent Claim
59 words
A circuit as claimed in claim 3, characterized in that the number N of the delay circuits of the transversal filter is even, and in that the clock circuit imposes on the delay circuits of the first and second digital value determining stages rates of operation which are identical but shifted by one half-cycle with respect to each other.
Claim 8
Dependent Claim
51 words
A circuit as claimed in claim 3, characterized in that the number N of the delay circuits of the transversal filter is odd, and in that the clock circuit imposes on the delay circuits of the first and second digital value determining stages rates of operation which are identical and synchronous.
References Cited (Backward Citations)
US3387220A
Cited
US3778727A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-12-04 | 1988-06-04 | 1988-12-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-12-04 | 1992-06-04 | 1992-12-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-12-04 | 1996-06-04 | 1996-12-04 | $7700.00 | Window Closed / Lapsed |