US4485460A
Expired / Lapsed
US
⏱️ 0.0 years remaining
ROM coupling reduction circuitry
Assignee: Texas Instruments Inc
•
Filing: 1982-05-10
•
Granted: 1984-11-27
•
Expires: 2002-05-10
Abstract
Abstract A read-only memory includes an array of rows and columns of memory cells with row lines and column lines associated with the array. The row lines are partitioned into groups that provide bits of a word on a number of output lines. Each group consists of an output line and a first voltage line with a plurality of row lines in between. A row selector is provided that receives an address signal for selecting a particular row in each group and connects a row line on one side of the selected row to the first voltage line and connects the row line on the other side of the row to the output line. A row precharge circuit is provided for precharging the row lines prior to the connection of a row line to an output line. Also provided is a column select circuit for receiving an address signal for connecting a particular column line to a second voltage line and for connecting one or more of the remaining column lines to one of the first voltage lines in order to reduce coupling.
Inventors
- 👤 Mark A. Stambaugh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:56
CPC Classifications
G; G11; G11C; G11C17/00; G11C17/08; G11C17/10; G11C17/12
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
163 words
A read only memory comprising: an array of rows and columns of memory cells formed with row lines and column lines associated with the array, the column lines being partitioned in a first and second addressable group, each group consisting of a plurality of column lines; row select means for receiving an address signal to select a particular row and to connect the row line on one side of the selected row to a first voltage line and to connect the row line on the other side of the selected row to an output line; column select means for receiving an address signal to connect an addressed column line to the first voltage line of an addressed group and to connect one or more of the remaining column lines of the main addressed group to a second voltage line; and precharge means for precharging the row lines and the column lines prior to the connection of a row line to an output line.
Claim 2
Dependent Claim
163 words
A read only memory comprising: an array of rows and columns of memory cells formed with row lines and column lines associated with the array, the column lines being partitioned in a first and second addressable group, each group consisting of a plurality of column lines; row select means for receiving an address signal to select a particular row and to connect the row line on one side of the selected row to a first voltage line and to connect the row line on the other side of the selected row to an output line; column select means for receiving an address signal to connect an addressed column line to the first voltage line of an addressed group and to connect one or more of the remaining column lines of the main addressed group to a second voltage line; and precharge means for precharging the row lines and the column lines prior to the connection of a row line to an output line.
Claim 3
Dependent Claim
65 words
A memory according to claim 1 being constructed of insulated gate field effect transistors, said column lines being metal or doped polysilicon strips, said row lines being elongated semiconductor regions in a face of a semiconductor means; said column select means including a plurality of metal or doped polysilicon strips connected to a plurality of address lines and a plurality of underlying elongated semiconductor regions.
Claim 4
Dependent Claim
21 words
A memory device according to claim 2, wherein said memory array includes a plurality of potential P channel field effect transistors.
Claim 5
Dependent Claim
182 words
A semiconductor read-only memory comprising an array of potential insulated gate field effect transistors in an array of rows and columns on the face of a semiconductor chip, each column being defined by a conductive strip, rows being defined by row lines in the form of elongated regions in the face of the semiconductor chip, the rows being partitioned into a plurality of groups with each group having an output line and a one first voltage line along with a plurality of intermediate row lines, a row select decoder for receiving an address which selects one row in each group and connects the intermediate row line on one side of the selected row to the first voltage line in each group and connects the intermediate row line on the other side of a selected row to the output line in each group, in a column select means having columns corresponding to the column lines for receiving an address which energizes one of the column lines and connects one or more of the remaining column lines to one of the first voltage lines.
Claim 6
Dependent Claim
182 words
A semiconductor read-only memory comprising an array of potential insulated gate field effect transistors in an array of rows and columns on the face of a semiconductor chip, each column being defined by a conductive strip, rows being defined by row lines in the form of elongated regions in the face of the semiconductor chip, the rows being partitioned into a plurality of groups with each group having an output line and a one first voltage line along with a plurality of intermediate row lines, a row select decoder for receiving an address which selects one row in each group and connects the intermediate row line on one side of the selected row to the first voltage line in each group and connects the intermediate row line on the other side of a selected row to the output line in each group, in a column select means having columns corresponding to the column lines for receiving an address which energizes one of the column lines and connects one or more of the remaining column lines to one of the first voltage lines.
References Cited (Backward Citations)
US4318014A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-11-27 | 1988-05-28 | 1988-11-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-11-27 | 1992-05-28 | 1992-11-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-11-27 | 1996-05-28 | 1996-11-27 | $7700.00 | Window Closed / Lapsed |