US4482909A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Signal equalization in quadrilinear imaging CCD arrays
Assignee: Xerox Corp
•
Filing: 1982-08-02
•
Granted: 1984-11-13
•
Expires: 2002-08-02
Abstract
Abstract In the operation of a high density quadrilinear CCD imaging array, photogenerate charge is transferred from the photosites, transversely through one inner CCD register to a second outer CCD register, before clocking the CCD registers. During the transfer from the inner to the outer registers, the signal charge passes through a region defined by boundaries spaced relatively widely to a region in which the boundaries are required to be spaced closely. In the latter region, two dimensional fringing fields from the boundaries elevate the minimum potential which defines the signal charge path and creates a potential step which traps a significant percentage of the signal charge. This trapping creates a large offset between the output signals from the inner and outer register. The concept proposed is to use a fat zero, i.e., an intentionally introduced small packet of charge, injected into the input of both the inner and outer CCD registers in order to totally eliminate the offset. The input structure for fat zero injection would be designed so that the size of the fat zero would be determined by the same factors creating the potential step, thereby totally eliminating any charge loss from the signal packet during the initial transfer from the photosites, and eliminating any dependance on processing variations.
Inventors
- 👤 David L. Heald
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 16:59
CPC Classifications
H; H10; H10F; H10F39/00; H10F39/10; H10F39/12; H10F39/15; H10F39/152
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
176 words
A charge coupled device imaging array wherein photogenerated charge is transferred from a row of photosites to an immediately adjacent first row of CCD memory cells comprising an inner CCD register and to a second row of CCD memory cells next to said first row of CCD memory cells comprising an outer CCD register through said inner register, means for introducing a fat zero electron charge into said inner and outer registers to eliminate the offset in charge being transferred through said inner register to said outer register and the charge only to said inner register, said means for introducing a fat zero electron charge comprising: first circuit means at each input end of said inner and outer registers for introducing a predetermined charge into said inner and outer registers, and second circuit means coupled to each of said inner and outer registers for draining off predetermined amounts of charge each, the charge remaining at the input ends of said registers defining the fat zero charges introduced into said charges transferred from said row of photosites.
Claim 2
Dependent Claim
176 words
A charge coupled device imaging array wherein photogenerated charge is transferred from a row of photosites to an immediately adjacent first row of CCD memory cells comprising an inner CCD register and to a second row of CCD memory cells next to said first row of CCD memory cells comprising an outer CCD register through said inner register, means for introducing a fat zero electron charge into said inner and outer registers to eliminate the offset in charge being transferred through said inner register to said outer register and the charge only to said inner register, said means for introducing a fat zero electron charge comprising: first circuit means at each input end of said inner and outer registers for introducing a predetermined charge into said inner and outer registers, and second circuit means coupled to each of said inner and outer registers for draining off predetermined amounts of charge each, the charge remaining at the input ends of said registers defining the fat zero charges introduced into said charges transferred from said row of photosites.
Claim 3
Dependent Claim
73 words
The imaging array as set forth in claim 1 wherein said first circuit means comprises an input diode and additional CCD memory cells for each of said input and output registers, said input diode injecting a full electron charge to the next memory cell, and electron sink means for draining off predetermined amounts of said full electron charge, the remaining amounts of charge in said additional memory cells being said fat zero charge.
Claim 4
Dependent Claim
243 words
A charge coupled device linear imaging array comprising; a row of photosite areas for detecting light impinged thereon and storing charge representative of the amount of said light impinging each said photosite areas, a first row of CCD memory cells next to said photosite areas said first row comprising an inner shift register, a second row of CCD memory cells next to said first row of CCD memory cells, said second row comprising an outer shift register, said inner shift register receiving and storing the charge from alternate ones of said photosite areas and transferring to said outer shift register the charge from intermediate ones of said alternate photosite areas, said outer shift register receiving and storing said charge from said intermediate ones of said alternate photosite areas, an input diode and additional CCD memory cells at one end of each of said inner and outer shift registers, said input diodes injecting a full electron charge to the first next immediate memory cells, electron sink means coupled to each second next immediate memory cells for draining off predetermined amounts of said full electron charge when transferred from said first next immediate memory cells to said second next immediate memory cells, the remaining amounts of charge in said second next immediate memory cells being introduced into the cell in said register receiving charge from said photosite area to offset any charge potential difference in the charge received at said inner and outer shift registers.
Claim 5
Dependent Claim
243 words
A charge coupled device linear imaging array comprising; a row of photosite areas for detecting light impinged thereon and storing charge representative of the amount of said light impinging each said photosite areas, a first row of CCD memory cells next to said photosite areas said first row comprising an inner shift register, a second row of CCD memory cells next to said first row of CCD memory cells, said second row comprising an outer shift register, said inner shift register receiving and storing the charge from alternate ones of said photosite areas and transferring to said outer shift register the charge from intermediate ones of said alternate photosite areas, said outer shift register receiving and storing said charge from said intermediate ones of said alternate photosite areas, an input diode and additional CCD memory cells at one end of each of said inner and outer shift registers, said input diodes injecting a full electron charge to the first next immediate memory cells, electron sink means coupled to each second next immediate memory cells for draining off predetermined amounts of said full electron charge when transferred from said first next immediate memory cells to said second next immediate memory cells, the remaining amounts of charge in said second next immediate memory cells being introduced into the cell in said register receiving charge from said photosite area to offset any charge potential difference in the charge received at said inner and outer shift registers.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-11-13 | 1988-05-14 | 1988-11-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-11-13 | 1992-05-14 | 1992-11-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-11-13 | 1996-05-14 | 1996-11-13 | $7700.00 | Window Closed / Lapsed |