Non-volatile memory circuit for portable electronic devices

Claim 2

A writable non-volatile memory circuit used for portable electronic devices such as electronic timepieces, comprising a volatile memory including a plurality of stages with a corresponding plurality of outputs; said volatile memory also including a reset input for resetting the stages, a serial data input, and means for serially transferring data in the stages from serial input; a non-volatile memory including a plurality of non-volatile memory units; and writing means having a plurality of inputs connected to the respective outputs of the volatile memory and to the respective non-volatile units for writing the data from the outputs of the volatile memory into the corresponding non-volatile memory units; the volatile memory, the non-volatile memory and the writing means being formed on the same semiconductor substrate.

Claim 3

A circuit as claimed in claim 1 wherein the writing means includes a plurality of high-breakdown-voltage transistors having respective control electrodes defining the inputs of the writing means, and high-voltage terminal means connected to the high-breakdown-voltage transistors; said high-voltage-breakdown transistors being connected to the respective non-volatile memory units for selectively applying high writing voltages thereto in accordance with the volatile memory.

Claim 4

A circuit as claimed in claim 2 wherein each of the non-volatile memory units has a writing condition produced by a first high voltage, and has an erasing condition produced by a second high voltage opposite to the first high voltage; and the high voltage terminal means includes a first high voltage terminal for supplying the first high voltage to the high-breakdown-voltage transistors, and a second high voltage terminal for supplying the second high voltage to the high-breakdown-voltage transistors.

Claim 5

A circuit as claimed in claim 3 wherein each of the high-breakdown-voltage transistors is a FET with one of the source and drain sides thereof connected to the corresponding non-volatile memory unit; the writing circuit includes a plurality of load means connecting one of the first and second high voltage terminals to the one side of the respective FETs; and the other high voltage terminal is connected to the other sides of the FETs.

Claim 6

A circuit as claimed in claim 4 wherein the other high voltage terminal is adapted to be connected to the first high voltage to produce a writing condition in all of the plurality non-volatile memory units, and the one high voltage terminal is adapted to be connected to the second high voltage to produce erasing conditions in non-volatile memory units in accordance with data applied from the volatile memory means to the control electrodes of the FETs.

Claim 7

A circuit as claimed in claim 1 wherein the means for serially transferring data in the stages includes means interconnecting the stages in a binary counting arrangement.

Claim 8

A circuit as claimed in claim 1 wherein each of the stages comprises a flip-flop.

Claim 9

A circuit as claimed in claim 6 wherein each of the stages comprises a flip-flop.

Claim 10

A writable non-volatile memory circuit for an electronic timepiece having a oscillation circuit; a frequency dividing circuit with a plurality of stages, a reset input for resetting the stages, and a serial input connected to the output of the oscillation circuit and eans including time display means operated by the frequency dividing circuit for displaying time; the memory circuit comprising the frequency dividing circuit having the plurality of stages, a non-volatile memory including a plurality of non-volatile memory units, and writing means having a plurality of inputs connected to respective stages of the frequency dividing circuit and having a plurality of outputs connected to the respective non-volatile units for writing data from the stages of the frequency dividing circuit into the corresponding non-volatile memory units; said frequency dividing circuit, said non-volatile memory, and said writing means being formed on the same semiconductor substrate.

Claim 11

A writable non-volatile memory circuit for an electronic timepiece having a oscillation circuit; a frequency dividing circuit with a plurality of stages, a reset input for resetting the stages, and a serial input connected to the output of the oscillation circuit and eans including time display means operated by the frequency dividing circuit for displaying time; the memory circuit comprising the frequency dividing circuit having the plurality of stages, a non-volatile memory including a plurality of non-volatile memory units, and writing means having a plurality of inputs connected to respective stages of the frequency dividing circuit and having a plurality of outputs connected to the respective non-volatile units for writing data from the stages of the frequency dividing circuit into the corresponding non-volatile memory units; said frequency dividing circuit, said non-volatile memory, and said writing means being formed on the same semiconductor substrate.

Claim 12

A circuit as claimed in claim 9 wherein the writing means includes a plurality of high-breakdown-voltage transistors having respective control electrodes defining the inputs of the writing means, and a high-voltage terminal means connected to the high-breakdown-voltage transistors; said high-voltage-breakdown transistors being connected to the respective non-volatile memory units for selectively applying high writing voltages thereto in accordance with the frequency dividing circuit.

Claim 13

A circuit as claimed in claim 10 wherein each of the non-volatile memory units has a writing condition produced by a first high voltage, and has an erasing condition produced by a second high voltage opposite to the first high voltage; and the high voltage terminal means includes a first high voltage terminal for supplying the first high voltage to the high-breakdown voltage transistors, and a second high voltage terminal for supplying the second high voltage to the high-breakdown-voltage transistors.

Claim 14

A circuit as claimed in claim 11 wherein each of the high-breakdown-voltage transistors is a FET with one of the source and drain sides thereof connected to the corresponding non-volatile memory unit; the writing circuit includes a plurality of load means connecting one of the first and second high voltage terminals to the one side of the respective FETs; and the other high voltage terminal is connected to the other sides of the FETs.

Claim 15

A circuit as claimed in claim 12 wherein the other high voltage terminal is adapted to be connected to the first high voltage to produce a writing condition in all of the plurality non-volatile memory units, and the one high voltage terminal is adapted to be connected to the second high voltage to produce erasing conditions in non-volatile memory units in accordance with data applied from the frequency dividing circuit to the control electrodes of the FETs.

Claim 16

A electronic timepiece with a writable non-volatile memory circuit comprising a frequency circuit including an oscillation circuit, and a frequency dividing circuit with a plurality of stages, a reset input for resetting the stages, and a serial input connected to the output of the oscillation circuit; means including time display means operated by the frequency dividing circuit for displaying time; a non-volatile memory including a plurality of non-volatile memory units; writing means having a plurality of inputs connected to respective stages of the frequency dividing circuit and having a plurality of outputs connected to the respective non-volatile units for writing data from the stages of the frequency dividing circuit into the corresponding non-volatile memory units; and frequency control means responsive to the volatile memory for controlling the frequency circuit; said frequency dividing circuit, said non-volatile memory, and said writing means being formed on the same semiconductor substrate.

Claim 17

A electronic timepiece with a writable non-volatile memory circuit comprising a frequency circuit including an oscillation circuit, and a frequency dividing circuit with a plurality of stages, a reset input for resetting the stages, and a serial input connected to the output of the oscillation circuit; means including time display means operated by the frequency dividing circuit for displaying time; a non-volatile memory including a plurality of non-volatile memory units; writing means having a plurality of inputs connected to respective stages of the frequency dividing circuit and having a plurality of outputs connected to the respective non-volatile units for writing data from the stages of the frequency dividing circuit into the corresponding non-volatile memory units; and frequency control means responsive to the volatile memory for controlling the frequency circuit; said frequency dividing circuit, said non-volatile memory, and said writing means being formed on the same semiconductor substrate.

Claim 18

A timing device as claimed in claim 18 wherein the writing means includes a plurality of high-breakdown-voltage transistors having respective control electrodes defining the inputs of the writing means, and a high-voltage terminal means connected to the high-breakdown-voltage transistors; said high-voltage-breakdown transistors being connected to the respective non-volatile memory units for selectively applying high writing voltages thereto in accordance with the frequency dividing circuit.

Claim 19

A circuit as claimed in claim 15 wherein each of the non-volatile memory units has a writing condition produced by a first high voltage, and has an erasing condition produced by a second high voltage opposite to the first high voltage terminal means includes a first high voltage terminal for supplying the first high voltage to the high-breakdown-voltage transistors, and a second high voltage terminal for supplying the second high voltage to the high-breakdown-voltage transistors.

Claim 20

A circuit as claimed in claim 16 wherein each of the high-breakdown-voltage transistors is a FET with one of the source and drain sides thereof connected to the corresponding non-volatile memory unit; the writing circuit includes a plurality of load means connecting one of the first and second high voltage terminals to the one side of the respective FETs; and the other high voltage terminal is connected to the other sides of the FETs.

Claim 21

A circuit as claimed in claim 17 wherein the other high voltage terminal is adapted to be connected to the first high voltage to produce a writing condition in all of the plurality non-volatile memory units, and the one high voltage terminal is adapted to be connected to the second high voltage to produce erasing conditions in non-volatile memory units in accordance with data applied from the frequency dividing circuit to the control electrodes of the FETs.