← Back to Patent Explorer
US4473784A Expired / Lapsed US ⏱️ 0.0 years remaining

Power control circuit

Assignee: Individual
•
Filing: 1983-03-14
•
Granted: 1984-09-25
•
Expires: 2003-03-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit for controlling the power delivered to a load from an alternating current source includes a bridge rectifier coupled to the alternating current source for developing full and half-wave rectified signals in response thereto. The full and half-wave rectified signals are algebraically added to form a reference signal which is applied to one input of a comparator, the other input comprising an adjustable direct current control signal. The output of the comparator comprises a pulse width modulated signal which is used to control the state of a switching transistor connected in series with the load between the rectifier node developing the full-wave rectified signal and a point of reference potential.

Inventors

  • 👤 Gene S. Morez

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 13:02
CPC Classifications
H; H02; H02P; H02P7/00; H02P7/06; H02P7/18; H02P7/24; H02P7/28; H02P7/285; H02P7/29

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 120 words
A circuit for controlling the power delivered to a load from an alternating current source comprising: means responsive to the alternating current source for developing a full-wave rectified reference dignal comprising a succession of half-cycle segments whose peak amplitudes alternate between first and second values; control means for generating an adjustable direct current control signal; means for developing a pulse width modulated signal having a first level whenever the level of the control signal exceeds the instantaneous level of the reference signal and otherwise having a second level; and output means responsive to one of the first or second levels of the pulse width modulated signal for connecting the load in circuit with the full-wave rectified reference signal developing means.
Claim 2
Dependent Claim 120 words
A circuit for controlling the power delivered to a load from an alternating current source comprising: means responsive to the alternating current source for developing a full-wave rectified reference dignal comprising a succession of half-cycle segments whose peak amplitudes alternate between first and second values; control means for generating an adjustable direct current control signal; means for developing a pulse width modulated signal having a first level whenever the level of the control signal exceeds the instantaneous level of the reference signal and otherwise having a second level; and output means responsive to one of the first or second levels of the pulse width modulated signal for connecting the load in circuit with the full-wave rectified reference signal developing means.
Claim 3
Dependent Claim 56 words
A power control circuit according to claim 1 wherein said reference signal developing means comprises a bridge rectifier having first and second nodes for developing full and half-wave rectified signals respectively in response to the alternating current source, and further including means for algebraically adding the full and half-wave rectified signals for developing said reference signal.
Claim 4
Dependent Claim 43 words
A power control circuit according to claim 2 wherein said output means comprises switching means responsive to said pulse width modulated signal, the switching means and the load being connected in series between said full-wave rectifying node and a point of reference potential.
Claim 5
Dependent Claim 36 words
A power control circuit according to claim 3 wherein said pulse width modulated signal developing means comprises a comparator for comparing the reference and adjustable direct current control signals for developing said pulse width modulated signal.
Claim 6
Dependent Claim 29 words
A power control circuit according to claim 4 including a signal smoothing capacitor connected in parallel across the load for reducing the switching risetimes introduced by the switching means.
Claim 7
Dependent Claim 43 words
A power control circuit according to claim 5 including an isolating diode and a first capacitor connected in series between the full-wave rectifying node and the point of reference potential for developing a biasing signal for biasing the control means and the comparator.
Claim 8
Dependent Claim 58 words
A power control circuit according to claim 6 wherein the comparator comprises a first input for receiving the adjustable direct current control signal from the control means and including a second capacitor connected between the first input and the point of reference potential and a switch means selectively operable for establishing a discharge path for the second capacitor.
Claim 9
Dependent Claim 157 words
A circuit for controlling the power delivered to a load from an alternating current source comprising: bridge rectifier means coupled to the alternating current source and having first and second nodes for developing full and half-wave rectified signals respectively in response thereto; means for algebraically adding the full and half-wave rectified signals for developing a reference signal; control means for generating an adjustable direct current control signal; means for comparing the reference and control signals for developing a pulse width modulated signal having a first level whenever the level of the control signal exceeds the instantaneous level of the reference signal and otherwise having a second level; switching means responsive to one of the first or second levels for assuming a conductive state and responsive to the other of said levels for assuming a non-conductive state, the switching means and the load being connected in series between the full-wave rectifying node and a point of reference potential.
Claim 10
Dependent Claim 157 words
A circuit for controlling the power delivered to a load from an alternating current source comprising: bridge rectifier means coupled to the alternating current source and having first and second nodes for developing full and half-wave rectified signals respectively in response thereto; means for algebraically adding the full and half-wave rectified signals for developing a reference signal; control means for generating an adjustable direct current control signal; means for comparing the reference and control signals for developing a pulse width modulated signal having a first level whenever the level of the control signal exceeds the instantaneous level of the reference signal and otherwise having a second level; switching means responsive to one of the first or second levels for assuming a conductive state and responsive to the other of said levels for assuming a non-conductive state, the switching means and the load being connected in series between the full-wave rectifying node and a point of reference potential.
Claim 11
Dependent Claim 29 words
A power control circuit according to claim 8 including a signal smoothing capacitor connected in parallel across the load for reducing the switching risetimes introduced by the switching means.
Claim 12
Dependent Claim 42 words
A power control circuit according to claim 8 including an isolating diode and a first capacitor connected in series between the full-wave rectifying node and the point of reference potential for developing a biasing signal for biasing the control and comparing means.
Claim 13
Dependent Claim 56 words
A power control circuit according to claim 8 wherein the comparing means comprises a first input for receiving the control signal from the control means and including a second capacitor connected between the first input and the point of reference potential and a switch means selectively operable for establishing a discharge path for the second capacitor.

References Cited (Backward Citations)

US3466522A Cited
US3546555A Cited
US3739198A Cited
US3792330A Cited
US3855511A Cited
US4039913A Cited
US4202032A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-09-25 1988-03-26 1988-09-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-09-25 1992-03-26 1992-09-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-09-25 1996-03-26 1996-09-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag