US4465982A — Phase-locked loop with reduced frequency modulati…

Claim 1

Independent Claim 238 words

A phase-locked loop providing an output frequency locked to a multiple N of a reference frequency, comprising: oscillator means for providing an output signal at a frequency determined by the magnitude of a control voltage at a control input of said oscillator means; means for dividing said output signal frequency by said multiple N to provide a divided frequency signal; phase detector means for providing a binary error signal responsive to a phase difference between said divided frequency signal and said reference frequency; control means for providing a first reset signal and a second strobe signal responsive to each transition of said error signal in a first direction, and for providing a second reset signal and a first strobe signal responsive to each transition of said error signal in the remaining direction; first and second integrator means each for generating at a respective output thereof a respective ramp waveform each commencing responsive respectively to a respective associated one of said first and second reset signals; first and second means for sampling the magnitude of said respective ramp waveform from the output of the associated one of said first and second integrator means responsive respectively to a respective one of said first and second strobe signals; and differential amplifier means for providing said control voltage to said oscillator means control input responsive to the difference in said sampled ramp waveform magnitudes provided by said first and second sampling means.

Claim 2

Dependent Claim 238 words

A phase-locked loop providing an output frequency locked to a multiple N of a reference frequency, comprising: oscillator means for providing an output signal at a frequency determined by the magnitude of a control voltage at a control input of said oscillator means; means for dividing said output signal frequency by said multiple N to provide a divided frequency signal; phase detector means for providing a binary error signal responsive to a phase difference between said divided frequency signal and said reference frequency; control means for providing a first reset signal and a second strobe signal responsive to each transition of said error signal in a first direction, and for providing a second reset signal and a first strobe signal responsive to each transition of said error signal in the remaining direction; first and second integrator means each for generating at a respective output thereof a respective ramp waveform each commencing responsive respectively to a respective associated one of said first and second reset signals; first and second means for sampling the magnitude of said respective ramp waveform from the output of the associated one of said first and second integrator means responsive respectively to a respective one of said first and second strobe signals; and differential amplifier means for providing said control voltage to said oscillator means control input responsive to the difference in said sampled ramp waveform magnitudes provided by said first and second sampling means.

Claim 3

Dependent Claim 58 words

The phase-locked loop of claim 1, wherein said phase detector means includes an exclusive-OR gate having a first input connected to receive the signal at said reference frequency; a second input connected to receive said divided frequency signal, and an output at which said error signal is provided responsive to said signals at said first and second inputs.

Claim 4

Dependent Claim 87 words

A phase-locked loop of claim 1, wherein said first and second integrator means each include; an integration capacitor; means for discharging said integration capacitor responsive to the associated one of said first and second reset signals; and gated current source means for providing a substantially constant flow of current into said integration capacitor only when said error signal is in one binary state; said gated current source means of said first and second integrator means being operative responsive to different ones of said error signal binary states.

Claim 5

Dependent Claim 37 words

The phase-locked loop of claim 3, wherein said discharging means includes a switching device forming respective high and low impedances across the associated integration capacitor responsive respectively to the absence and presence of the associated reset signal.

Claim 6

Dependent Claim 16 words

The phase-locked loop of claim 4, wherein each switching device is a metal-oxide semiconductor field-effect transistor.

Claim 7

Dependent Claim 50 words

The phase-locked loop of claim 1, wherein said first and second sampling means each include: a sampling capacitor; and means for coupling said ramp waveform output signal from the associated one of said integrating means to said sampling capacitor only when the associated one of said strobe signals is present.

Claim 8

Dependent Claim 42 words

The phase-locked loop of claim 6, wherein each coupling means includes a switching device forming respective high and low impedances between said sampling capacitance and the associated integrating means output responsive respectively to the absence and presence of said associated strobe signal.

Claim 9

Dependent Claim 16 words

The phase-locked loop of claim 7, wherein each switching device is a metal-oxide semiconductor field-effect transistor.

Claim 10

Dependent Claim 18 words

The phase-locked loop of claim 1, wherein said differential amplifier has high input impedance and a presettable gain.

Claim 11

Dependent Claim 133 words

The phase-locked loop of claim 9, wherein said differential amplifier means includes: first and second MOSFET devices, each having a drain electrode, a source electrode, and a gate electrode connected to receive the sampled signal from the associated one of said first and second sampling means; a substantially-constant current source; first and second resistors each connected between said current source and said source electrode of a respective one of the first and second MOSFETs; a gain-setting variable resistance connected between the source electrodes of said first and second MOSFETs; a source of operating potential; and first and second load resistors each connected between said operating potential source and the drain electrode of the associated one of said first and second MOSFETs; the differential amplifier means output being formed at a selected drain electrode.

Claim 12

Dependent Claim 100 words

The phase-locked loop of claim 1, wherein said control means includes: means for inverting the logic state of the error signal to provide an inverted-state error signal; and first and second control circuits each including: means for forming a fixed duration strobe signal pulse responsive to a transition in a first direction of a respective one of said error signal and said inverted-state error signal; and means for forming an associated one of said first and second reset signals responsive to each transition in the second direction of the associated one of said error signal and said inverted-state error signal.

Claim 13

Dependent Claim 131 words

The phase-locked loop of claim 11, wherein each of said strobe signal pulse forming means includes: a NAND gate having first and second inputs and an output; first and second inverters each having an input connected to the associated one of said error signal and said inverted-state error signal, an output of said first inverter being connected to one of said gate inputs; a third inverter having an input connected to the output of the second inverter and an output connected to the remaining gate input; and a delay capacitor connected to the output of said second inverter and having a capacitance selected to provide the desired fixed duration to the pulse formed at the gate output responsive to said first direction transition of the signal at the pulse-forming means input.

Claim 14

Dependent Claim 120 words

The phase-locked loop of claim 12, wherein each of said reset signal forming means includes: first and second flip-flops each having a clock input, a reset input, a logic-true output and a logic-false output; each first flip-flop clock input receiving the associated strobe pulse from the same control circuit, each second flip-flop clock input receiving that one of the error signal and inverted-state error signal supplied to the input of that control circuit; the reset input of said first flip-flop being coupled to the logic-true output of said second flip-flop; the reset input of said second flip-flop being coupled to the logic-false output of said first flip-flop; and the associated reset signal being provided at the second flip-flop logic-false output.

Claim 15

Dependent Claim 32 words

The phase-locked loop of claim 1, wherein said loop is a second-order loop and further includes a passive resistive-capacitive filter connected between said differential amplifier means and said oscillator means control input.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1987-08-14	1988-02-13	1988-08-14	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1991-08-14	1992-02-13	1992-08-14	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1995-08-14	1996-02-13	1996-08-14	$7700.00	Window Closed / Lapsed

Phase-locked loop with reduced frequency modulation

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag