← Back to Patent Explorer
US4464711A Expired / Lapsed US ⏱️ 0.0 years remaining

Gate pulse phase shifter

Assignee: Mitsubishi Electric Corp
•
Filing: 1982-05-18
•
Granted: 1984-08-07
•
Expires: 2002-05-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A gate pulse phase shifter is designed so as to generate pulses at intervals of 60° regardless of distortions in the AC power supply voltage, and so that, for linearity in control, the phase reference signal and the DC output voltage of AC-DC converters connected to the device are proportionally related.

Inventors

  • 👤 Yasuhiko Hosokawa
  • 👤 Shunichiro Onishi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 17:22
CPC Classifications
H; H02; H02M; H02M1/00; H02M1/08; H02M1/084; H02M1/0845

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 115 words
A gate pulse phase shifter, comprising; means for specifying a phase angle for a signal synchronous with the frequency and phase of an AC supply, memory means connected to said phase angle specifying means and having a plurality of addresses, said addresses being specified in sequence by the output of said phase angle specifying means correspondingly to said phase angle, said memory means storing numerical values corresponding to a cosine or sine value at a phase corresponding to said phase angle in a memory element of each address, and comparator means for comparing an output value of said memory means with a phase reference signal and for selectively generating a gate pulse when both coincide.
Claim 2
Dependent Claim 115 words
A gate pulse phase shifter, comprising; means for specifying a phase angle for a signal synchronous with the frequency and phase of an AC supply, memory means connected to said phase angle specifying means and having a plurality of addresses, said addresses being specified in sequence by the output of said phase angle specifying means correspondingly to said phase angle, said memory means storing numerical values corresponding to a cosine or sine value at a phase corresponding to said phase angle in a memory element of each address, and comparator means for comparing an output value of said memory means with a phase reference signal and for selectively generating a gate pulse when both coincide.
Claim 3
Dependent Claim 59 words
The gate pulse phase shifter as defined in claim 1, said phase angle specifying means comprising binary counter means, said binary counter means counting a clock pulse synchronized with said AC supply, said counter means being reset by a reset pulse synchronized with said AC supply and impressed at an integral number of half cycles of said AC supply.
Claim 4
Dependent Claim 39 words
The gate pulse phase shifter as defined in claims 1 or 2, wherein said numerical values correspond sequentially to cosine or sine values from 0 to 360 degrees and are stored in said memory means at sequential addresses thereof.
Claim 5
Dependent Claim 38 words
The gate pulse phase shifter as defined in claims 1 or 2, wherein said numerical values correspond sequentially to cosine or sine values from 0 to 180 degrees and stored in said memory means at sequential addresses thereof.
Claim 6
Dependent Claim 27 words
The gate pulse phase shifter as defined in claims 1 or 2, wherein said comparator means is digital, and said phase reference signal is a digital signal.
Claim 7
Dependent Claim 44 words
The gate pulse phase shifter as defined in claims 1 or 2, wherein said comparator means comprises analog comparator means, said phase reference signal is an analog signal, said phase shifter further including digital-analog converter means between said memory means and said comparator means.
Claim 8
Dependent Claim 37 words
The gate pulse phase shifter as defined in claim 1, wherein said comparator means generates said gate pulse only when said output value of said memory means is lowered to the value of said phase reference signal.

References Cited (Backward Citations)

US4164015A Cited
SU843147A1 Cited
EP0051416A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-08-07 1988-02-06 1988-08-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-08-07 1992-02-06 1992-08-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-08-07 1996-02-06 1996-08-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag