← Back to Patent Explorer
US4463319A Expired / Lapsed US ⏱️ 0.0 years remaining

Operational amplifier circuit

Assignee: Motors Liquidation Co
•
Filing: 1982-08-02
•
Granted: 1984-07-31
•
Expires: 2002-08-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An operational amplifier includes a PNP differential amplifier operable for low common mode input voltages and an NPN differential amplifier operable for high common mode input voltages so that the operational amplifier is operable over a range of common mode input voltages that includes substantially the positive and negative supply voltages.

Inventors

  • 👤 Mark B. Kearney

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 17:49
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45076; H03F3/45179; H03F3/4521; H03F3/30; H03F3/3066; H03F3/3067; H03F3/4508; H03F3/45112; H03F3/45121; H03F3/45479; H03F3/45484; H03F3/45547; H03F3/45551; H03F3/4556; H03F2203/00; H03F2203/45; H03F2203/45028; H03F2203/45232; H03F2203/45366

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 312 words
An operational amplifier comprising, in combination: positive and negative voltage supply terminals; positive and negative input terminals for receiving input signal voltages to the operational amplifier; an NPN differential amplifier including a pair of NPN transistors having emitter electrodes coupled together and to the negative supply terminal, base electrodes each coupled to a respective one of the positive and negative input terminals and collector electrodes, the NPN differential amplifier providing an output signal between its collector electrodes in accord with the relative values of input signal voltages applied to the positive and negative input terminals over a range including common mode signal voltages substantially equal to the voltage at the positive supply terminal; a PNP differential amplifier including a pair of PNP transistors having emitter electrodes coupled together and to the positive supply terminal, base electrodes each coupled to a respective one of the positive and negative input terminals and collector electrodes, the PNP differential amplifier providing an output signal between its collector electrodes in accord with the relative values of input signal voltages applied to the positive and negative input terminals over a range including common mode input signal voltages substantially equal to the voltage at the negative supply terminal; means responsive to input signal voltages at the input terminals for enabling the NPN transistor differential amplifier for operation with high common mode input signal voltages and to enable the PNP transistor differential amplifier for operation with low common mode input signal voltages; and an output translation stage for providing an output signal in accord with the voltage across the collector electrodes of the enabled differential amplifier, whereby the operational amplifier provides an output signal in accord with the relative values of input signal voltages applied to the positive and negative input terminals for common mode input signal voltages ranging between substantially the voltages at the positive and negative supply terminals.
Claim 2
Dependent Claim 312 words
An operational amplifier comprising, in combination: positive and negative voltage supply terminals; positive and negative input terminals for receiving input signal voltages to the operational amplifier; an NPN differential amplifier including a pair of NPN transistors having emitter electrodes coupled together and to the negative supply terminal, base electrodes each coupled to a respective one of the positive and negative input terminals and collector electrodes, the NPN differential amplifier providing an output signal between its collector electrodes in accord with the relative values of input signal voltages applied to the positive and negative input terminals over a range including common mode signal voltages substantially equal to the voltage at the positive supply terminal; a PNP differential amplifier including a pair of PNP transistors having emitter electrodes coupled together and to the positive supply terminal, base electrodes each coupled to a respective one of the positive and negative input terminals and collector electrodes, the PNP differential amplifier providing an output signal between its collector electrodes in accord with the relative values of input signal voltages applied to the positive and negative input terminals over a range including common mode input signal voltages substantially equal to the voltage at the negative supply terminal; means responsive to input signal voltages at the input terminals for enabling the NPN transistor differential amplifier for operation with high common mode input signal voltages and to enable the PNP transistor differential amplifier for operation with low common mode input signal voltages; and an output translation stage for providing an output signal in accord with the voltage across the collector electrodes of the enabled differential amplifier, whereby the operational amplifier provides an output signal in accord with the relative values of input signal voltages applied to the positive and negative input terminals for common mode input signal voltages ranging between substantially the voltages at the positive and negative supply terminals.
Claim 3
Dependent Claim 268 words
An operational amplifier comprising, in combination: positive and negative voltage supply terminals; positive and negative input terminals for receiving input voltages to the operational amplifier; an NPN transistor differential amplifier coupled between the positive and negative supply terminals and having a first pair of inputs coupled to the positive and negative input terminals, the NPN transistor differential amplifier providing a first differential output signal having a value in accord with the relative values of input voltages over a range including common mode input voltages substantially equal to the voltage at the positive supply terminal; a PNP transistor differential amplifier coupled between the positive and negative supply terminals and having a second pair of inputs coupled to the positive and negative input terminals, the PNP transistor differential amplifier providing a second differential output signal having a value in accord with the relative values of input voltages over a range including common mode input voltages substantially equal to the voltage at the negative supply terminal; means responsive to input voltages at the input terminals for enabling the NPN transistor differential amplifier for operation with high common mode input voltages and enabling the PNP transistor differential amplifier for operation with low common mode input voltages; and an output stage for providing an operational amplifier output signal in accord with the first and second differential output signals, whereby the operational amplifier provides an output signal in accord with the relative values of input voltages applied to the positive and negative input terminals including common mode input voltages over substantially the full range between the voltages at the positive and negative supply terminals.
Claim 4
Dependent Claim 268 words
An operational amplifier comprising, in combination: positive and negative voltage supply terminals; positive and negative input terminals for receiving input voltages to the operational amplifier; an NPN transistor differential amplifier coupled between the positive and negative supply terminals and having a first pair of inputs coupled to the positive and negative input terminals, the NPN transistor differential amplifier providing a first differential output signal having a value in accord with the relative values of input voltages over a range including common mode input voltages substantially equal to the voltage at the positive supply terminal; a PNP transistor differential amplifier coupled between the positive and negative supply terminals and having a second pair of inputs coupled to the positive and negative input terminals, the PNP transistor differential amplifier providing a second differential output signal having a value in accord with the relative values of input voltages over a range including common mode input voltages substantially equal to the voltage at the negative supply terminal; means responsive to input voltages at the input terminals for enabling the NPN transistor differential amplifier for operation with high common mode input voltages and enabling the PNP transistor differential amplifier for operation with low common mode input voltages; and an output stage for providing an operational amplifier output signal in accord with the first and second differential output signals, whereby the operational amplifier provides an output signal in accord with the relative values of input voltages applied to the positive and negative input terminals including common mode input voltages over substantially the full range between the voltages at the positive and negative supply terminals.

References Cited (Backward Citations)

US3745477A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-07-31 1988-01-30 1988-07-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-07-31 1992-01-30 1992-07-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-07-31 1996-01-30 1996-07-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag