Patent US2981521A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4459699A Expired / Lapsed US ⏱️ 0.0 years remaining

Differential sample and hold coupling circuit

Assignee: National Semiconductor Corp
•
Filing: 1981-10-02
•
Granted: 1984-07-10
•
Expires: 2001-10-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A carrier current receiver employs a comparator driven differentially to square a received data signal. The same drive signal is applied to a sample and hold circuit in which a capacitor is charged to a level that is related to the data signal offset. A voltage-to-current converter responds to the capacitor charge and feeds a current to the input where it acts to correct the offset.

Inventors

  • 👤 Dennis M. Monticelli
  • 👤 Michael E. Wright
  • 👤 Robert S. Sleeth

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 16:57
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/10; H04L27/14; H04L27/142; H04L25/00; H04L25/02; H04L25/06; H04L25/061; H04L25/062

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 160 words
In a data transmission system receiver, having a data output comparator driven from a source of data signal, circuit means for sensing and correcting data signal offset comprising: a storage capacitor; amplifier means having an input coupled to said source of data signal and a signal window with upper and lower portions and a size substantially equal to said data signal, said amplifier means comprising first and second differential input transconductance amplifiers having oppositely poled input offset potentials with the combined offset values made substantially equal to the peak-to-peak value of said data signal and oppositely poled diodes respectively coupling said first and second differential input transconductance amplifier outputs to said capacitor whereby the charge on said capacitor is varied as a function of said data signal offset; means for developing a current that is related to said charge on said capacitor; and means for coupling said current to said source of data signal whereby said signal offset is corrected.
Claim 2
Dependent Claim 160 words
In a data transmission system receiver, having a data output comparator driven from a source of data signal, circuit means for sensing and correcting data signal offset comprising: a storage capacitor; amplifier means having an input coupled to said source of data signal and a signal window with upper and lower portions and a size substantially equal to said data signal, said amplifier means comprising first and second differential input transconductance amplifiers having oppositely poled input offset potentials with the combined offset values made substantially equal to the peak-to-peak value of said data signal and oppositely poled diodes respectively coupling said first and second differential input transconductance amplifier outputs to said capacitor whereby the charge on said capacitor is varied as a function of said data signal offset; means for developing a current that is related to said charge on said capacitor; and means for coupling said current to said source of data signal whereby said signal offset is corrected.
Claim 3
Dependent Claim 45 words
The circuit of claim 1 wherein said first and second differential transconductance amplifiers each comprise a pair of differentially connected transistors operated from matched constant tail current sources and each includes a resistor coupled in series with one transistor emitter thereby to create an offset.
Claim 4
Dependent Claim 45 words
The circuit of claim 2 wherein each of said first and second differential transconductance amplifiers includes a current mirror load coupled to the collectors of said pair of differentially connected transistors to create a single ended output that can be diode coupled to said capacitor.
Claim 5
Dependent Claim 58 words
The circuit of claim 2 wherein the tail currents in said first and second differential transconductance amplifiers are slaved to a current supply feeding said signal detector and said resistor is constructed of the same material as the load resistors in said signal detector whereby said window tracks said signal over normally encountered thermal ambients and processing variations.

References Cited (Backward Citations)

US3473131A Cited
US4029904A Cited
US4161628A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-07-10 1988-01-09 1988-07-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-07-10 1992-01-09 1992-07-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-07-10 1996-01-09 1996-07-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag