← Back to Patent Explorer
US4456927A Expired / Lapsed US ⏱️ 0.0 years remaining

Video circuitry

Assignee: VIDICRAFT ACQUISITION Corp
•
Filing: 1981-12-02
•
Granted: 1984-06-26
•
Expires: 2001-12-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A video processing circuit separates chrominance and luminance signals and processes the same separately from synchronizing information whereby the video signal may be reformed with a selected video level, selected color saturation, and selected chroma hue. The synchronizing information is not reprocessed, but is coupled through the circuit and the other video signal portions are adjusted relative thereto. An output circuit provides a stable output with very low distortion by including a negative feedback circuit having appreciable loop gain. A sync separator circuit also includes a feedback circuit for consistently detecting horizontal sync pulses approximately midrange.

Inventors

  • 👤 Roger A. Marin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 22:44
CPC Classifications
H; H04; H04N; H04N9/00; H04N9/64

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 89 words
A synchronization detecting circuit for use with a video processing circuit, said synchronization detecting circuit comprising: an input active element providing a low impedence output, an output active element, capacitive means coupled from the low impedence output of the input active element to the input of the output active element, resistive means coupled between the input of the output active element and a point of reference potential, and a positive feedback active element coupling the output of said output active element to the input of said output active element.
Claim 2
Dependent Claim 89 words
A synchronization detecting circuit for use with a video processing circuit, said synchronization detecting circuit comprising: an input active element providing a low impedence output, an output active element, capacitive means coupled from the low impedence output of the input active element to the input of the output active element, resistive means coupled between the input of the output active element and a point of reference potential, and a positive feedback active element coupling the output of said output active element to the input of said output active element.
Claim 3
Dependent Claim 89 words
A synchronization detecting circuit for use with a video processing circuit, said synchronization detecting circuit comprising: an input terminal, an output transistor, a capacitor coupling said input terminal to the base of said output transistor, a resistor returning the base of said output transistor to a point of reference potential, and a feedback transistor connected in positive feedback relation to said output transistor, said feedback transistor having its base coupled to the collector of said output transistor and having its collector coupled to the base of said output transistor.
Claim 4
Dependent Claim 89 words
A synchronization detecting circuit for use with a video processing circuit, said synchronization detecting circuit comprising: an input terminal, an output transistor, a capacitor coupling said input terminal to the base of said output transistor, a resistor returning the base of said output transistor to a point of reference potential, and a feedback transistor connected in positive feedback relation to said output transistor, said feedback transistor having its base coupled to the collector of said output transistor and having its collector coupled to the base of said output transistor.
Claim 5
Dependent Claim 24 words
The circuit according to claim 2 further including low impedence drive means comprising an input transistor having its emitter coupled to said input terminal.
Claim 6
Dependent Claim 40 words
The circuit according to claim 3 further including low pass filter means for receiving a video signal and driving the input transistor wherein said low pass filter means is adapted to pass horizontal synchronizing pulse information from a video signal.
Claim 7
Dependent Claim 83 words
The circuit according to claim 4 wherein said low pass filter means comprises an input terminal for said low pass filter means, first and second resistors connected in series between the input terminal of said low pass filter means and the base of said input transistor, a capacitor returning the midpoint between said first and second resistors to a point of reference potential, and a capacitor connecting the emitter of said input transistor to the input terminal of said low pass filter means.
Claim 8
Dependent Claim 103 words
An output stage for use with a video processing circuit, said output stage comprising: a compound transistor stage including a first transistor having its collector connected to the base of a second transistor, an emitter follower transistor having its base connected to the collector of said second transistor, an output terminal coupled to the emitter of said emitter follower transistor, a voltage divider comprising first and second resistors connected in series between the emitter of said emitter follower transistor and a point of reference potential, and means connecting the emitter of said first transistor to the midpoint between said first and second resistors.
Claim 9
Dependent Claim 103 words
An output stage for use with a video processing circuit, said output stage comprising: a compound transistor stage including a first transistor having its collector connected to the base of a second transistor, an emitter follower transistor having its base connected to the collector of said second transistor, an output terminal coupled to the emitter of said emitter follower transistor, a voltage divider comprising first and second resistors connected in series between the emitter of said emitter follower transistor and a point of reference potential, and means connecting the emitter of said first transistor to the midpoint between said first and second resistors.
Claim 10
Dependent Claim 23 words
The circuit of claim 6 further including a capacitor and resistor connected in series between the base and collector of said second transistor.
Claim 11
Dependent Claim 62 words
The circuit according to claim 6 further including an output level determining circuit comprising: a fourth transistor having its base coupled to the emitter of said emitter follower transistor, a capacitor disposed between the collector of said fourth transistor and a point of reference potential, and circuit means coupling the collector of said fourth transistor to the base of said first transistor.
Claim 12
Dependent Claim 83 words
The circuit according to claim 8 wherein said means coupling the collector of said fourth transistor to the base of said first transistor comprises a voltage divider including a pair of resistors disposed between the collector of said fourth transistor and a point of reference potential, and a resistor interposed between the junction of the last mentioned pair of resistors and the base of said first transistor, and means providing a video input to the junction between the last mentioned pair of resistors.
Claim 13
Dependent Claim 51 words
The circuit according to claim 9 further including a fifth transistor having its emitter connected to the emitter of said fourth transistor and coupled to a reference potential, and a voltage divider disposed between points of reference potential and having a junction point connected to the base of said fifth transistor.

References Cited (Backward Citations)

US4185299A Cited
US4365266A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-06-26 1987-12-26 1988-06-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-06-26 1991-12-26 1992-06-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-06-26 1995-12-26 1996-06-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag