Pulse width modulation inverter

Claim 1

A method of halting a pulse width modulation inverter in which an inverter main circuit comprising six main thyristors arranged in a three-phase bridge connection, commutating diodes each arranged in an inverse-parallel connection with a corresponding one of said main thyristors, and forced commutation circuits for cummutating the main thyristors forcedly, each said forced commutation circuit comprising an auxiliary thyristor, a commutating inductor and a commutating capacitor, connected with a corresponding one of said main thyristors, is controlled by pulse width modulation signals, wherein, at a time when it is determined that a logical condition exists that all inverter halting signals and pulse width modulation signals applied to three positive side or three negative side main thyristors of said six main thyristors arranged in the three-phase bridge connection are in their high level states, the application of all of said pulse width modulation signals to said main thyristors is stopped so that said positive side or negative side main thyristors in their conduction states are forcedly commutated to halt said inverter.

Claim 2

A method of halting a pulse width modulation inverter in which an inverter main circuit comprising six main thyristors arranged in a three-phase bridge connection, commutating diodes each arranged in an inverse-parallel connection with a corresponding one of said main thyristors, and forced commutation circuits for cummutating the main thyristors forcedly, each said forced commutation circuit comprising an auxiliary thyristor, a commutating inductor and a commutating capacitor, connected with a corresponding one of said main thyristors, is controlled by pulse width modulation signals, wherein, at a time when it is determined that a logical condition exists that all inverter halting signals and pulse width modulation signals applied to three positive side or three negative side main thyristors of said six main thyristors arranged in the three-phase bridge connection are in their high level states, the application of all of said pulse width modulation signals to said main thyristors is stopped so that said positive side or negative side main thyristors in their conduction states are forcedly commutated to halt said inverter.

Claim 4

A method of halting a pulse width modulation inverter which inverter comprises six main thyristors arranged in a three-phase bridge connection with three of said main thyristors being positive side main thyristors and the other three of said six main thyristors being negative side main thyristors, commutating diodes each arranged in an inverse-parallel connection with a corresponding one of said main thyristors, and forced commutating circuits for commutating the main thyristors forcedly, each said forced commutation circuit comprising an auxiliary thyristor, a commutating inductor and a commutating capacitor, connected with a corresponding one of said main thyristors, said method comprising: applying pulse width modulation signals to said main thyristors to control the operation of said inverter main circuit logically determining when a condition exists wherein an inverting halting signal has a predetermined level corresponding to an order to halt the inverter and the pulse width modulation signals applied to said three positive side main thyristors are all in their high level state; and applying firing signals to auxiliary thyristors connected to said three positive side main thyristors to forcedly commutate said three positive side main thyristors only when said logically determined condition exists to thereby halt said inverter following the logical determination of the existence of said condition.

Claim 5

A method of halting a pulse width modulation inverter which inverter comprises six main thyristors arranged in a three-phase bridge connection with three of said main thyristors being positive side main thyristors and the other three of said six main thyristors being negative side main thyristors, commutating diodes each arranged in an inverse-parallel connection with a corresponding one of said main thyristors, and forced commutating circuits for commutating the main thyristors forcedly, each said forced commutation circuit comprising an auxiliary thyristor, a commutating inductor and a commutating capacitor, connected with a corresponding one of said main thyristors, said method comprising: applying pulse width modulation signals to said main thyristors to control the operation of said inverter main circuit logically determining when a condition exists wherein an inverting halting signal has a predetermined level corresponding to an order to halt the inverter and the pulse width modulation signals applied to said three positive side main thyristors are all in their high level state; and applying firing signals to auxiliary thyristors connected to said three positive side main thyristors to forcedly commutate said three positive side main thyristors only when said logically determined condition exists to thereby halt said inverter following the logical determination of the existence of said condition.

Claim 6

A method of halting a pulse width modulation inverter which inverter comprises six main thyristors arranged in a three-phase bridge connection with three of said main thyristors being positive side main thyristors and the other three of said six main thyristors being negative side main thyristors, commutating diodes each arranged in an inverse-parallel connection with a corresponding one of said main thyristors, and forced commutating circuits for commutating the main thyristors forcedly, each said forced commutation circuit comprising an auxiliary thyristor, a commutating inductor and a commutating capacitor, connected with a corresponding one of said main thyristors, said method comprising: applying pulse width modulation signals to said main thyristors to control the operation of said inverter main circuit; logically determining when a condition exists wherein an inverting halting signal has a predetermined level corresponding to an order to halt the inverter and the pulse width modulation signals applied to said three negative side main thyristors are all in their high level state; and applying firing signals to auxiliary thyristors connected to said three negative side main thyristors to forcedly commutate said three negative side main thyristors only when said logically determined condition exists to thereby halt said inverter following the logical determination of the existence of said condition.

Claim 7

A method of halting a pulse width modulation inverter which inverter comprises six main thyristors arranged in a three-phase bridge connection with three of said main thyristors being positive side main thyristors and the other three of said six main thyristors being negative side main thyristors, commutating diodes each arranged in an inverse-parallel connection with a corresponding one of said main thyristors, and forced commutating circuits for commutating the main thyristors forcedly, each said forced commutation circuit comprising an auxiliary thyristor, a commutating inductor and a commutating capacitor, connected with a corresponding one of said main thyristors, said method comprising: applying pulse width modulation signals to said main thyristors to control the operation of said inverter main circuit; logically determining when a condition exists wherein an inverting halting signal has a predetermined level corresponding to an order to halt the inverter and the pulse width modulation signals applied to said three negative side main thyristors are all in their high level state; and applying firing signals to auxiliary thyristors connected to said three negative side main thyristors to forcedly commutate said three negative side main thyristors only when said logically determined condition exists to thereby halt said inverter following the logical determination of the existence of said condition.