US4454486A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Waveform synthesis using multiplexed parallel synthesizers
Assignee: Agilent Technologies Inc
•
Filing: 1981-11-02
•
Granted: 1984-06-12
•
Expires: 2001-11-02
Abstract
Abstract A novel signal synthesizer provides high frequency synthesized waveforms for the user. By converting phase information into digital outputs in parallel and by selectively coupling these digital outputs, an ordered digital output is formed to provide the high frequency waveforms. This ordered digital output, which represents points on a sine function, is converted to an analog signal for the synthesizer output. Furthermore, frequency and phase modulations of the synthesized waveforms are easily implemented with this novel signal synthesizer; the modulation information is simply added to the digital outputs prior to selectively coupling. Thus when the ordered digital output is converted to an analog signal, the analog signal contains the modulation information.
Inventors
- 👤 Roland Hassun
- 👤 Albert W. Kovalick
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:08
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/02; G06F1/03; G06F1/0321; H; H03; H03B; H03B21/00; H03C; H03C3/00; H03K; H03K4/00; H03K4/02; H03K4/026
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
94 words
An apparatus for synthesizing a waveform comprising: first converter means for converting an applied phase increment signal into a plurality of parallel digital outputs representing points on a sine function, said plurality of digital outputs having phase offsets from one another determined in response to a plurality of phase offset signals generated from said applied phase increment signal; and a first multiplexer coupled to said first converter means for selectively coupling each of said plurality of parallel digital outputs in a selected order to provide an ordered digital output representative of a synthesized waveform.
Claim 2
Independent Claim
94 words
An apparatus for synthesizing a waveform comprising: first converter means for converting an applied phase increment signal into a plurality of parallel digital outputs representing points on a sine function, said plurality of digital outputs having phase offsets from one another determined in response to a plurality of phase offset signals generated from said applied phase increment signal; and a first multiplexer coupled to said first converter means for selectively coupling each of said plurality of parallel digital outputs in a selected order to provide an ordered digital output representative of a synthesized waveform.
Claim 3
Dependent Claim
45 words
The apparatus as in claim 1 further comprising: second converter means coupled to said first multiplexer for converting said ordered digital output into an analog output; and filter means coupled to said second converter means for filtering said analog output, thereby providing said synthesized waveform.
Claim 4
Dependent Claim
139 words
The apparatus as in claim 1 or 2 wherein said first converter means comprises a plurality of sine generators in parallel, each comprising: an adder having a first input port for receiving said applied phase increment signal, a second input port for receiving an additional input, and an output port for providing an adder output; a latching circuit for providing a latched output, said latching circuit having an input port coupled to said adder output port and an output port providing said latched output coupled to said adder second input port; phase offset means coupled to said latching circuit output port for providing a phase offset to said latched output in response to one of said plurality of phase offset signals; and memory means coupled to said phase offset means for providing one of said plurality of digital outputs.
Claim 5
Dependent Claim
165 words
The apparatus as in claim 1 or 2 wherein said first converter means comprises a plurality of sine generators in parallel, each comprising: accumulator means for generating a phase ramp in response to said applied phase increment signal; first phase offset means coupled to said accumulator means for providing a first phase offset to said phase ramp in response to a first phase offset signal; second phase offset means coupled to said first phase offset means for providing a second phase offset to said phase ramp in response to a second phase offset signal; first memory means coupled to said first phase offset means for providing a first digital output; second memory means coupled to said second phase offset means for providing a second digital output; and a second multiplexer coupled to said first and second memory means for selectively coupling each of said first and second digital outputs having first and second phase shifts, respectively, to provide one of said plurality of digital outputs.
Claim 6
Dependent Claim
135 words
The apparatus as in claim 1 or 2 wherein said first converter means comprises a plurality of sine generators in parallel, each comprising: accumulator means for generating a phase ramp in response to said applied phase increment signal; first phase offset means for generating at least one of said plurality of phase offset signals in response to said applied phase increment signal; first adder means coupled to said accumulator means and said first phase offset means for combining said phase ramp and said at least one of said plurality of phase offset signals to provide a first total phase signal; first memory means coupled to said first adder means for converting said first total phase signal into a digital output; and means for providing said digital output as one of said plurality of digital outputs.
Claim 7
Dependent Claim
56 words
The apparatus as in claim 5, wherein said first phase offset means comprises: divider means coupled to receive said applied phase increment signal for providing a plurality of intermediate phase offset signals; and circuit means for converting said plurality of intermediate phase offset signals into said at least one of said plurality of phase offset signals.
Claim 8
Dependent Claim
45 words
The apparatus as in claim 6 further comprising: frequency modulation means coupled to input ports of said accumulator means and said first phase offset means for combining said applied phase increment signal with a frequency modulation input to provide a modulated applied phase increment signal.
Claim 9
Dependent Claim
39 words
The apparatus as in claim 6 futher comprising: phase modulation means coupled to said first phase offset means for combining said at least one phase offset input with a phase modulation input to provide a modulated phase offset signal.
Claim 10
Dependent Claim
111 words
The apparatus as in claim 6 further comprising: second phase offset means for providing a common phase offset signal in response to said applied phase increment signal; second adder means for combining said common phase offset signal with said first total phase signal to produce a second total phase signal; and second memory means coupled to said second adder means for converting said second total phase signal into a digital output; and wherein said means for providing comprises a second multiplexer coupled to said first and second memory means for selectively coupling each of said plurality of digital outputs therefrom to provide one of said digital outputs having predetermined phase offsets.
Claim 11
Dependent Claim
45 words
The apparatus as in claim 5 further comprising: frequency modulation means coupled to input ports of said accumulator means and said first phase offset means for combining said applied phase increment signal with a frequency modulation input to provide a modulated applied phase increment signal.
Claim 12
Dependent Claim
111 words
The apparatus as in claim 10 further comprising: second phase offset means for providing a common phase offset signal in response to said applied phase increment signal; second adder means for combining said common phase offset signal with said first total phase signal to produce a second total phase signal; and second memory means coupled to said second adder means for converting said second total phase signal into a digital output; and wherein said means for providing comprises a second multiplexer coupled to said first and second memory means for selectively coupling each of said digital outputs therefrom to provide one of said plurality of digital outputs having predetermined phase offsets.
Claim 13
Dependent Claim
43 words
The apparatus as in claim 5 further comprising: phase modulation means coupled to said first phase offset means for combining said at least one of said plurality of phase offset signals with a phase modulation input to provide a modulated phase offset signal.
Claim 14
Dependent Claim
112 words
The apparatus as in claim 12 further comprising: second phase offset means for providing a common phase offset signal in response to said applied phase increment signal; second adder means for combining said common phase offset signal with said first total phase signal to produce a second total phase signal; and second memory means coupled to said second adder means for converting said second total phase signal into a digital output; and wherein said means for providing comprises a second multiplexer means coupled to said first and second memory means for selectively coupling each of said digital outputs therefrom to provide one of said plurality of digital outputs having predetermined phase offsets.
Claim 15
Dependent Claim
111 words
The apparatus as in claim 5 further comprising: second phase offset means for providing a common phase offset signal in response to said applied phase increment signal; second adder means for combining said common phase offset signal with said first total phase signal to produce a second total phase signal; and second memory means coupled to said second adder means for converting said second total phase signal into a digital output; and wherein said means for providing comprises a second multiplexer coupled to said first and second memory means for selectively coupling each of said digital outputs therefrom to provide one of said plurality of digital outputs having predetermined phase offsets.
Claim 16
Independent Claim
95 words
A method of synthesizing a waveform comprising the steps of: converting an applied phase increment signal into a phase ramp; plurally phase shifting said phase ramp to provide a plurality of parallel ramps, each ramp being phase shifted by a predetermined amount; converting each of said phase shifted ramps into a digital output representing points on a sine function; selecting from each of said digital outputs in a selected order to provide an ordered digital output; converting said ordered digital output into an analog output; and filtering said analog output, thereby providing said synthesized waveform.
Claim 17
Independent Claim
95 words
A method of synthesizing a waveform comprising the steps of: converting an applied phase increment signal into a phase ramp; plurally phase shifting said phase ramp to provide a plurality of parallel ramps, each ramp being phase shifted by a predetermined amount; converting each of said phase shifted ramps into a digital output representing points on a sine function; selecting from each of said digital outputs in a selected order to provide an ordered digital output; converting said ordered digital output into an analog output; and filtering said analog output, thereby providing said synthesized waveform.
Claim 18
Dependent Claim
37 words
The method as in claim 15 wherein said step of converting an applied phase increment signal comprises the step of accumulating said applied phase increment signal in steps at a predetermined rate to provide said phase ramp.
Claim 19
Dependent Claim
45 words
The method as in claim 15 or 16 wherein said step of selecting further comprises the step of preselecting a plurality of said digital outputs in a predetermined order to provide a plurality of pre-ordered digital outputs, said pre-ordered digital outputs being said digital outputs.
References Cited (Backward Citations)
US4134072A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-06-12 | 1987-12-12 | 1988-06-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-06-12 | 1991-12-12 | 1992-06-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-06-12 | 1995-12-12 | 1996-06-12 | $7700.00 | Window Closed / Lapsed |