← Back to Patent Explorer
US4438348A Expired / Lapsed US ⏱️ 0.0 years remaining

Temperature compensated avalanche photodiode optical receiver circuit

Assignee: Harris Corp
•
Filing: 1978-10-06
•
Granted: 1984-03-20
•
Expires: 1998-10-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A photodiode receiver circuit having self-contained automatic gain control and which is temperature compensated over a wide operating range contains a resistor coupled in series between a bias power supply and one end of an avalanche photodiode. Self-generated AGC action results from the fact that the gain of an avalanche photodiode increases as the bias voltage applied across the diode increases. As the light intensity received by the diode increases, there is a corresponding increase in the current flow through the diode and the series-connected resistor. The consequential increase in IR drop across the resistor decreases the bias voltage across the diode, so that the gain of the diode is reduced. Through this action, the dynamic range of optical input of the photodiode will be increased for a fixed dynamic range of electrical output. Temperature compensation is achieved by coupling a temperature-sensitive voltage divider circuit between the bias voltage supply and the gain-controlling resistor. This voltage divider network may include a thermistor coupled in parallel with one resistor component of a resistor divider that is connected to a bias voltage source. The value of the parallel resistor is chosen to match the thermistor's characteristic to the voltage versus temperature characteristic of the APD so that a temperature-compensated bias voltage reference, to which the gain-controlling resistor is connected, is available over a wide temperature range (e.g. -40° C. to +60° C.). This temperature compensation allows the avalanche photodiode to be operated at a nearly constant available gain across this range and prevents the diode from being damaged by too high a bias voltage.

Inventors

  • 👤 Paul W. Casper
  • 👤 William B. Ashley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 23:18
CPC Classifications
H; H04; H04B; H04B10/00; H04B10/60; H04B10/66; H04B10/69; H04B10/691; H04B10/6911

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 52 words
An avalanche photodiode circuit comprising: an avalanche photodiode for receiving a light signal and generating an electrical output in response thereto; a thermistor-containing voltage divider network; and a first resistor; and wherein said voltage divider network is electrically separated from said avalanche photodiode except for said first resistor which is connected therebetween.
Claim 2
Dependent Claim 52 words
An avalanche photodiode circuit comprising: an avalanche photodiode for receiving a light signal and generating an electrical output in response thereto; a thermistor-containing voltage divider network; and a first resistor; and wherein said voltage divider network is electrically separated from said avalanche photodiode except for said first resistor which is connected therebetween.
Claim 3
Dependent Claim 20 words
An avalanche photodiode circuit according to claim 1, wherein said thermistor-containing voltage divider network includes a negative temperature coefficient thermistor.
Claim 4
Dependent Claim 47 words
An avalanche photodiode circuit according to claim 1, wherein said voltage divider network comprises a pair of resistor sections connected in series with one another between first and second voltage reference terminals, the junction of said first and second resistor sections being connected to said first resistor.
Claim 5
Dependent Claim 37 words
An avalanche photodiode circuit according to claim 3, wherein the junction of said first and second resistor sections is connected to the end of said first resistor opposite to the end thereof connected to said avalanche photodiode.
Claim 6
Dependent Claim 20 words
An avalanche photodiode circuit according to claim 4, wherein said thermistor-containing voltage divider network includes a negative temperature coefficient thermistor.
Claim 7
Dependent Claim 39 words
An avalanche photodiode circuit according to claim 5, wherein said voltage divider network comprises second and third resistors connected in series between said first and second voltage reference terminals, said thermistor being connected in parallel with said second resistor.
Claim 8
Dependent Claim 61 words
An avalanche photodiode circuit according to claim 6, wherein the resistance of said thermistor R TH , relative to that R 2 second resistor in parallel therewith, is such that R TH >>R 2 for temperatures at the lower end of a prescribed temperature range and R 2 >>R TH for temperatures at the upper end of said prescribed temperature range.
Claim 9
Dependent Claim 109 words
An opto-electrical conversion circuit comprising: an opto-electrical conversion element for receiving a light signal input and generating an electrical output in response thereto; a gain control element; and a negative temperature coefficient variable resistance network connected to a source of bias potential; and wherein said network is electrically separated from said opto-electrical conversion element except for said gain control element which is connected therebetween for controlling the voltage bias applied across said conversion element in response to the electrical output generated in accordance with the light signal applied to said conversion element, whereby the gain available to said conversion element is maintained substantially constant over a prescribed temperature range.
Claim 10
Dependent Claim 109 words
An opto-electrical conversion circuit comprising: an opto-electrical conversion element for receiving a light signal input and generating an electrical output in response thereto; a gain control element; and a negative temperature coefficient variable resistance network connected to a source of bias potential; and wherein said network is electrically separated from said opto-electrical conversion element except for said gain control element which is connected therebetween for controlling the voltage bias applied across said conversion element in response to the electrical output generated in accordance with the light signal applied to said conversion element, whereby the gain available to said conversion element is maintained substantially constant over a prescribed temperature range.
Claim 11
Dependent Claim 28 words
An opto-electrical conversion circuit according to claim 8, wherein said opto-electrical conversion element comprises means for converting a light signal input into an electrical current output proportional thereto.
Claim 12
Dependent Claim 17 words
An opto-electrical conversion circuit according to claim 9, wherein said gain control element comprises a resistor element.
Claim 13
Dependent Claim 52 words
An opto-electrical conversion circuit according to claim 8, wherein said negative temperature coefficient variable resistance network comprises first and second resistors connected in series between said source of bias potential and a reference potential terminal, and a negative temperature coefficient thermistor connected in parallel with one of said first and second resistors.
Claim 14
Dependent Claim 52 words
An opto-electrical conversion circuit according to claim 10, wherein said negative temperature coefficient variable resistance network comprises first and second resistors connected in series between said source of bias potential and a reference potential terminal, and a negative temperature coefficient thermistor connected in parallel with one of said first and second resistors.
Claim 15
Dependent Claim 17 words
An opto-electrical conversion circuit according to claim 10, wherein said opto-electrical conversion element comprises an avalanche photodiode.

References Cited (Backward Citations)

US3293540A Cited
US3480781A Cited
US3676686A Cited
US3705316A Cited
US3755679A Cited
US4038555A Cited
US4096382A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-03-20 1987-09-19 1988-03-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-03-20 1991-09-19 1992-03-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-03-20 1995-09-19 1996-03-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag