← Back to Patent Explorer
US4434361A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistor integrated circuit protected against the analysis, and a card comprising such a circuit

Assignee: Thales SA
•
Filing: 1980-12-01
•
Granted: 1984-02-28
•
Expires: 2000-12-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A transistor integrated circuit particularly for use in transaction cards such as credit cards or payment cards comprises conductive film zones on the surface of the circuit having a shape and layout which makes it difficult or impossible to determine the layout of the circuit. Additional metal zones may be formed at the level or below the level of the transistor connection strips, which cannot be eliminated without eliminating the strips. Alternatively, instead of strips, metal zones extended in two dimensions are used whereby their junction to an underlying transistor may not be easily located by observing their surface by microscopic means.

Inventors

  • 👤 Alain Meinguss
  • 👤 Bernard Despres

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 10:51
CPC Classifications
H; H10; H10W; H10W42/00; H10W42/40; G; G06; G06K; G06K19/00; G06K19/06; G06K19/067; G06K19/07; G06K19/077; G06K19/07745; Y; Y10; Y10S; Y10S257/00; Y10S257/922

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 73 words
A transistor integrated circuit having a substrate with at least one integrated transistor formed in said substrate and a plurality of connections to said transistor comprising: a conduction element on the surface of said substrate connected to an electrode of said transistor, and a metallic zone on or beneath said surface, electrically isolated from said transistor, said metallic zone positioned with respect to said transistor to make analyses of integrated circuit connections difficult.
Claim 2
Dependent Claim 73 words
A transistor integrated circuit having a substrate with at least one integrated transistor formed in said substrate and a plurality of connections to said transistor comprising: a conduction element on the surface of said substrate connected to an electrode of said transistor, and a metallic zone on or beneath said surface, electrically isolated from said transistor, said metallic zone positioned with respect to said transistor to make analyses of integrated circuit connections difficult.
Claim 3
Dependent Claim 16 words
The integrated circuit of claim 1 mounted to a circuit card which constitutes a transaction card.
Claim 4
Dependent Claim 24 words
An integrated ciircuit according to claim 1, wherein at least one electrical connection to said transistor is formed below the level of said surface.
Claim 5
Dependent Claim 93 words
An integrated circuit which provides a unique electrical path to initiate a secure transaction comprising: a substrate having a plurality of transistors forming open and closed circuit paths; interconnecting strips connecting electrodes of said transistors to form said electrical path; and a conductive film on said substrate adjacent said interconnecting strips covering said transistors and electrically isolated therefrom, said film forming regions interconnected to maintain a common voltage potential, whereby the proximity of said conductive film to said interconnecting strips and position over said transistors makes analysis of said electrical circuit path difficult.
Claim 6
Dependent Claim 93 words
An integrated circuit which provides a unique electrical path to initiate a secure transaction comprising: a substrate having a plurality of transistors forming open and closed circuit paths; interconnecting strips connecting electrodes of said transistors to form said electrical path; and a conductive film on said substrate adjacent said interconnecting strips covering said transistors and electrically isolated therefrom, said film forming regions interconnected to maintain a common voltage potential, whereby the proximity of said conductive film to said interconnecting strips and position over said transistors makes analysis of said electrical circuit path difficult.

References Cited (Backward Citations)

US3518494A Cited
US3868057A Cited
US4067099A Cited
US4221240A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-02-27 1987-08-29 1988-02-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-02-27 1991-08-29 1992-02-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-02-27 1995-08-29 1996-02-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag