US4433256A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Limiter with dynamic hysteresis
Assignee: Motorola Solutions Inc
•
Filing: 1982-07-06
•
Granted: 1984-02-21
•
Expires: 2002-07-06
Abstract
Abstract The invention is a limiter circuit with dynamic hysteresis for providing improved distortion immunity at the circuit output in response to an input signal. The limiter circuit includes a positive and negative peak detector. Two weighted averages are taken of the positive and negative peaks, preferably by means of a voltage divider network. The first input to a comparator circuit receives the input signal to the limiter circuit. Different voltages from the voltage divider network are applied to the second input of the comparator circuit so as to create a dynamic hysteresis effect in the comparator circuit. The different voltages are chosen in response to the output voltage from the comparator circuit by means of an analog switch. The comparator circuit includes a fixed hysteresis voltage for stabilizing the limiter circuit at low level voltage input signals.
Inventors
- 👤 Arman V. Dolikian
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 06:48
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/08; H03K5/082; H03K5/084; H03K5/153; H03F; H03F2200/00; H03F2200/351
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
90 words
A method for creating a limiter circuit with dynamic hysteresis comprising the steps of: (1) detecting the positive and negative peaks of an input waveform, (2) taking at least two weighted averages of said positive and negative peaks, (3) alternately choosing one of said weighted averages, (4) comparing said input waveform with said chosen weighted average, (5) generating a first output signal if the chosen weighted average is greater than the input waveform and generating a second output signal if the chosen weighted average is less than the input waveform.
Claim 2
Independent Claim
90 words
A method for creating a limiter circuit with dynamic hysteresis comprising the steps of: (1) detecting the positive and negative peaks of an input waveform, (2) taking at least two weighted averages of said positive and negative peaks, (3) alternately choosing one of said weighted averages, (4) comparing said input waveform with said chosen weighted average, (5) generating a first output signal if the chosen weighted average is greater than the input waveform and generating a second output signal if the chosen weighted average is less than the input waveform.
Claim 3
Dependent Claim
33 words
A method for creating a limiter circuit with dynamic hysteresis according to claim 1 with the additional step of: (1) choosing one of said weighted averages in response to the generated output signals.
Claim 4
Dependent Claim
97 words
A limiter circuit with dynamic hysteresis for providing improved distortion immunity at the circuit output in response to a input signal, the limiter comprising, detecting means for detecting the positive and negative peaks of said input signal, means for taking a plurality of weighted averages of said positive and negative peaks, comparator means having a first input responsive to said input signal, means for alternately choosing at least one of said plurality of weighted averages and applying said at least one weighted average to a second input of said comparator means to create a dynamic hysteresis effect.
Claim 5
Dependent Claim
97 words
A limiter circuit with dynamic hysteresis for providing improved distortion immunity at the circuit output in response to a input signal, the limiter comprising, detecting means for detecting the positive and negative peaks of said input signal, means for taking a plurality of weighted averages of said positive and negative peaks, comparator means having a first input responsive to said input signal, means for alternately choosing at least one of said plurality of weighted averages and applying said at least one weighted average to a second input of said comparator means to create a dynamic hysteresis effect.
Claim 6
Dependent Claim
31 words
A limiter circuit according to claim 3 wherein said means for alternately choosing at least one of said plurality of weighted averages is responsive to the output from said comparator means.
Claim 7
Dependent Claim
28 words
A limiter circuit according to claim 3 or 4 wherein said means for alternately choosing at least one of said plurality of weighted averages is an analog switch.
Claim 8
Dependent Claim
22 words
A limiter circuit according to claim 3 wherein said means for taking a plurality of weighted averages is a voltage divider network.
Claim 9
Dependent Claim
28 words
A limiter circuit according to claim 3 wherein said comparator means includes a fixed hysteresis voltage for stabilizing said limiter circuit output at low level voltage input signals.
Claim 10
Dependent Claim
74 words
A limiter circuit with dynamic hysteresis for providing improved distortion immunity at the circuit output in response to a input signal, the limiter comprising, means responsive to said input signal with a plurality of outputs proportional to said input signal, switch means for alternately choosing one of said plurality of outputs, comparator means responsive to said input signal and said switch means, feedback means responsive to said comparator means to control said switch means.
Claim 11
Dependent Claim
74 words
A limiter circuit with dynamic hysteresis for providing improved distortion immunity at the circuit output in response to a input signal, the limiter comprising, means responsive to said input signal with a plurality of outputs proportional to said input signal, switch means for alternately choosing one of said plurality of outputs, comparator means responsive to said input signal and said switch means, feedback means responsive to said comparator means to control said switch means.
References Cited (Backward Citations)
US3566281A
Cited
US3790894A
Cited
US3879672A
Cited
US3995224A
Cited
US3991379A
Cited
US4066977A
Cited
US4121121A
Cited
US4241455A
Cited
US4271535A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-02-20 | 1987-08-22 | 1988-02-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-02-20 | 1991-08-22 | 1992-02-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-02-20 | 1995-08-22 | 1996-02-21 | $7700.00 | Window Closed / Lapsed |