US4432052A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Microcomputer device using dispatch addressing of control ROM
Assignee: Texas Instruments Inc
•
Filing: 1981-04-13
•
Granted: 1984-02-14
•
Expires: 2001-04-13
Abstract
Abstract A microcomputer device is disclosed containing a read-only memory for programs, a read/write memory usually containing data, and a CPU, all in a single integrated circuit. The CPU is microprogrammed in that each instruction word fetched from the program memory initiates a sequence of microinstructions to perform the operation defined by the instruction word. The sequence is determined by addresses for a control ROM, and the addresses are selected by a method referred to as dispatching. The control ROM output includes a jump address by which the next address may be any location in the entire control ROM address range. Alternatively, the jump address may be modified by any one of several dispatches. A group dispatch selects one of the modes of accessing source and/or destination operands, based on one field of the instruction word. A subsequent function dispatch selects one of the set of available arithmetic/logic operations to be performed in the CPU based on another field of the instruction word. Many of the microinstructions are shared by the various sequences; the opcode stays in the instruction register so it can be used for dispatch control even after many microinstruction states have been executed.
Inventors
- 👤 Kevin C. McDonough
- 👤 John W. Hayn
- 👤 Jeffrey D. Bellay
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 15:42
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/22; G06F9/26; G06F9/261
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
168 words
A microprocessor device comprising: a semiconductor integrated circuit having an arithmetic/logic unit, a plurality of registers for storing data and memory addresses, parallel busses for interconnecting the arithmetic/logic unit and the registers, an instruction register, and control means having an input coupled to the instruction register, said control means generating control outputs coupled to the arithmetic/logic unit and the busses and registers for controlling operation thereof in response to instruction words temporarily stored in the instruction register, all within the integrated circuit, and wherein the control means includes a read-only-array having an address input and a command output and includes addressing means receiving said input coupled to said instruction register and having an output for applying a sequence of addresses to said address input to define an operation selected by an instruction word, said sequence including a first address derived from said instruction word in said instruction register, and said sequence including a second address subsequently derived from the same said instruction word still in said instruction register.
Claim 2
Dependent Claim
168 words
A microprocessor device comprising: a semiconductor integrated circuit having an arithmetic/logic unit, a plurality of registers for storing data and memory addresses, parallel busses for interconnecting the arithmetic/logic unit and the registers, an instruction register, and control means having an input coupled to the instruction register, said control means generating control outputs coupled to the arithmetic/logic unit and the busses and registers for controlling operation thereof in response to instruction words temporarily stored in the instruction register, all within the integrated circuit, and wherein the control means includes a read-only-array having an address input and a command output and includes addressing means receiving said input coupled to said instruction register and having an output for applying a sequence of addresses to said address input to define an operation selected by an instruction word, said sequence including a first address derived from said instruction word in said instruction register, and said sequence including a second address subsequently derived from the same said instruction word still in said instruction register.
Claim 3
Dependent Claim
37 words
A microprocessor device according to claim 1 wherein said sequence includes a first set of addresses following the first address and prior to said second address, each of the first set being defined by said control outputs.
Claim 4
Dependent Claim
31 words
A microprocessor device according to claim 1 wherein said sequence includes a second set of addresses following the second address, each of dthe second set being defined by said control outputs.
Claim 5
Dependent Claim
31 words
A microprocessor device according to claim 2 wherein said sequence includes a second set of addresses following the second address, each of the second set being defined by said control outputs.
Claim 6
Dependent Claim
39 words
A microprocessor device according to claim 1 wherein the integrated circuit includes a read-only-memory for storing program consisting of sequences of said instruction words, and an output of said read-only-memory is coupled to an input of said instruction register.
Claim 7
Dependent Claim
33 words
A device according to claim 1 including clocking means within the integrated circuit to define repetitive microinstruction state times, and one of said sequence of addresses is produced in each such state time.
Claim 8
Dependent Claim
36 words
A device according to claim 1 wherein the first address begins a set of microinstructions to fetch operands and the second address begins a set of microinstructions to perform a selected function in the arithmetic/logic unit.
Claim 9
Dependent Claim
33 words
A device according to claim 2 wherein each address of said first set of addresses applied to said addressing input produces a different microinstruction state which includes a set of said control outputs.
Claim 10
Dependent Claim
41 words
A device according to claim 8 wherein the first address is derived from certain bits of said instruction word in the instruction register and said second address is derived from certain different bits of said instruction word in the instruction register.
Claim 11
Dependent Claim
58 words
A device according to claim 9 wherein said sequence includes a second set of addresses following said second address, each of the second set being defined by said control outputs, and wherein each address of said second set of addresses applied to said addressing input produces a different microinstruction state which includes a set of said control outputs.
Claim 12
Independent Claim
160 words
A method of operating a microprocessor system of the type having an arithmetic/logic unit, a plurality of data/address registers, an instruction register, and a memory, with bus means for accessing the arithmetic/logic unit, the data/address registers, the instruction register and the memory; the system having a microinstruction store and addressing means for the microinstruction store coupled to the instruction register; comprising the steps of: generating a first address for said addressing means from a given instruction in the instruction register, executing a first sequence of microinstructions from said store beginning at the first address and continuing with addresses generated from outputs of the store, and thereafter generating a second address for said addressing means from said given instruction in the instruction register, executing a second sequence of microinstructions from said store beginning at the second address and continuing with addresses generated from outputs of the store, and thereafter, fetching another instruction from said memory for loading in said instruction register.
Claim 13
Independent Claim
160 words
A method of operating a microprocessor system of the type having an arithmetic/logic unit, a plurality of data/address registers, an instruction register, and a memory, with bus means for accessing the arithmetic/logic unit, the data/address registers, the instruction register and the memory; the system having a microinstruction store and addressing means for the microinstruction store coupled to the instruction register; comprising the steps of: generating a first address for said addressing means from a given instruction in the instruction register, executing a first sequence of microinstructions from said store beginning at the first address and continuing with addresses generated from outputs of the store, and thereafter generating a second address for said addressing means from said given instruction in the instruction register, executing a second sequence of microinstructions from said store beginning at the second address and continuing with addresses generated from outputs of the store, and thereafter, fetching another instruction from said memory for loading in said instruction register.
Claim 14
Dependent Claim
33 words
A method according to claim 11 including the step of generating a third address for said addressing means from said given instruction in the instruction register before said step of fetching another instruction.
Claim 15
Dependent Claim
19 words
A method according to claim 12 wherein a third sequence of microinstructions is executed beginning at said third address.
Claim 16
Dependent Claim
18 words
A method according to claim 11 wherein all said steps are executed within a single semiconductor integrated circuit.
Claim 17
Dependent Claim
36 words
A method according to claim 14 wherein the first and second sequences of instructions include using bits from the instruction register in at least two different microinstruction states and using a bit from a status register.
References Cited (Backward Citations)
US4194241A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-02-13 | 1987-08-15 | 1988-02-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-02-13 | 1991-08-15 | 1992-02-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-02-13 | 1995-08-15 | 1996-02-14 | $7700.00 | Window Closed / Lapsed |