← Back to Patent Explorer
US4432050A Expired / Lapsed US ⏱️ 0.0 years remaining

Data processing system write protection mechanism

Assignee: Bull HN Information Systems Inc
•
Filing: 1980-10-01
•
Granted: 1984-02-14
•
Expires: 2000-10-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Use of a control storage device coupled with a central processing unit is locked, during the loading process from the unit to the device, to a would-be user of the device until such loading process is complete as indicated by a so-called "unlock" command received from the central processing unit. An indication of an error or malfunction in the control storage device either during the loading process or thereafter is also provided to the central processing unit.

Inventors

  • 👤 Robert J. Harris
  • 👤 Scott W. Ryburn
  • 👤 William E. Woods
  • 👤 Henry F. Hartley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 14:08
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/22; G06F9/24

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 384 words
A microprogram-controlled data processing system comprising: a source of a plurality of user-generated control words; a control store having a first control memory means and a second control memory means, each said control memory means including a plurality of storage locations for addressably storing said user-generated control words; means for transferring in seriatim said plurality of user-generated control words from said source to said control store; a data input register in said control store for receiving said transferred user-generated control words; address generating means in said control store for generating addresses associated with said storage locations in said first control memory means and said second control memory means; write control means for controlling the transfer of each of said user-generated control words received by said data input register from said data input register into one of said storage locations associated with said generated addresses in said first control memory means and said second control memory means to load said user-generated control words into said first control memory means and said second control memory means; a third control memory means for addressably storing system control words different from said user-generated control words; a central processing unit coupled to said source, said control store, and said third control memory means, said central processing unit being constructed and arranged to execute either a said system control word or a said user-generated control word under said microprogram-control, said central processor unit for initiating the transfer of said user-generated control words from said source to said control store over said transferring means; means for generating a write signal in response to said transfer initiation by said central processing unit to indicate that said user-generated control words are being loaded into said first and second control memory means; means for selectively transferring to said central processing unit for execution thereby said user-generated control words from said first control memory means and said second control memory means, and said system control words from said third control memory means; and means responsive to said write signal for inhibiting the transfer of said user-generated control words from said first control memory means and said second control memory means to said central processing unit while said user-generated control words are being loaded into said first control memory means and said second control memory means.
Claim 2
Dependent Claim 384 words
A microprogram-controlled data processing system comprising: a source of a plurality of user-generated control words; a control store having a first control memory means and a second control memory means, each said control memory means including a plurality of storage locations for addressably storing said user-generated control words; means for transferring in seriatim said plurality of user-generated control words from said source to said control store; a data input register in said control store for receiving said transferred user-generated control words; address generating means in said control store for generating addresses associated with said storage locations in said first control memory means and said second control memory means; write control means for controlling the transfer of each of said user-generated control words received by said data input register from said data input register into one of said storage locations associated with said generated addresses in said first control memory means and said second control memory means to load said user-generated control words into said first control memory means and said second control memory means; a third control memory means for addressably storing system control words different from said user-generated control words; a central processing unit coupled to said source, said control store, and said third control memory means, said central processing unit being constructed and arranged to execute either a said system control word or a said user-generated control word under said microprogram-control, said central processor unit for initiating the transfer of said user-generated control words from said source to said control store over said transferring means; means for generating a write signal in response to said transfer initiation by said central processing unit to indicate that said user-generated control words are being loaded into said first and second control memory means; means for selectively transferring to said central processing unit for execution thereby said user-generated control words from said first control memory means and said second control memory means, and said system control words from said third control memory means; and means responsive to said write signal for inhibiting the transfer of said user-generated control words from said first control memory means and said second control memory means to said central processing unit while said user-generated control words are being loaded into said first control memory means and said second control memory means.
Claim 3
Dependent Claim 56 words
A system as in claim 1 further including means for generating an error signal responsive to a malfunction in said control store that prevents the transfer of said set of user-generated control words from said source to said first control memory means and said second control memory means under the control of said central processor unit.
Claim 4
Dependent Claim 28 words
A system as in claim 2 wherein a said malfunction occurs when the number of user-generated control words exceeds the storage capacity of said first control memory means.
Claim 5
Dependent Claim 43 words
A system as in claim 1 further including means for disabling said inhibiting means to permit the transfer of said user-generated control words to said central processor unit after the successful storing of said user-generated control word in said first control memory means.
Claim 6
Dependent Claim 30 words
A system as in claim 1 wherein said first and second control memory means comprise a random access memory and said third control memory means comprises a programmable read-only memory.
Claim 7
Dependent Claim 91 words
A system as in claim 1 wherein said central processor unit includes means for generating an address in said first control memory means or said second control memory means associated with the first of said user-generated control words to be loaded in said first and second control memory means, and wherein said address generating means in said control store includes means for generating in sequence the address associated with each of the remaining user-generated control words to be loaded in said first control memory means and said second control memory means.

References Cited (Backward Citations)

US3588839A Cited
US3760171A Cited
US3889243A Cited
US4145742A Cited
US3967247A Cited
US4030073A Cited
US4084234A Cited
US4101969A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-02-13 1987-08-15 1988-02-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-02-13 1991-08-15 1992-02-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-02-13 1995-08-15 1996-02-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag