Tristate transistor logic circuit with reduced power dissipation

Claim 2

A tristate logic circuit comprising: data input means; an output terminal; control input means; first and second terminals for receiving a first and a second operating voltage, respectively; pullup means coupled between the first terminal and the output terminal for sourcing current from the first terminal to the output terminal when activated; pulldown means coupled between the second terminal and the output terminal for sinking current from the output terminal to the second terminal when activated; phase splitter means coupled between the first and second terminals and being responsive to a data signal from the data input means for selectively activating the pullup means or the pulldown means; disabling means coupled to the control input means, the phase splitter means and the second terminal and being activated by a control signal from the control input means for sinking current from the phase splitter means to the second terminal so as to inactivate both the pullup means and the pulldown means; characterized in that there are included power-down means coupled in series with the phase splitter means and to the disabling means for interrupting current flow through the phase splitter means and for providing a relatively high impedance current path from the first terminal to the disabling means in dependence upon the disabling means being activated.

Claim 3

A tristate logic circuit as recited in claim 1 wherein the phase splitter means comprises a phase splitter transistor having a base electrode coupled to the data input means, a collector electrode coupled to the pullup means and an emitter electrode coupled to the pulldown means, a first resistance having one end coupled to the first terminal and being in series with the collector electrode of the phase splitter transistor, and means coupling the emitter electrode of the phase splitter transistor to the second terminal; the disabling means comprising a first transistor having a base electrode coupled to the control input means, a collector electrode and an emitter electrode coupled to the second terminal; and there are included first and second diodes each having an anode electrode coupled respectively to the base and collector electrodes of the phase splitter transistor and a cathode electrode coupled to the collector electrode of the first transistor; further characterized in that the power-down means comprises a second transistor having a base electrode, a collector coupled to another end of the first resistance, and an emitter electrode coupled to the collector electrode of the phase splitter transistor, a second resistor coupled between the first terminal and the base electrode of the second transistor, and a third diode having an anode electrode coupled to the base electrode of the second transistor and a cathode electrode coupled to the collector electrode of the first transistor.

Claim 4

A tristate logic circuit as recited in claim 2 wherein the pulldown means comprises a third transistor having a base electrode coupled to the emitter electrode of the phase splitter transistor, a collector electrode coupled to the output terminal and an emitter electrode coupled to the second terminal; and the pullup means comprises a fourth transistor having a base electrode, a collector electrode and an emitter electrode coupled to the output terminal, a fifth transistor having a base electrode coupled to the collector electrode of the phase splitter transistor, a collector electrode coupled to the collector electrode of the fourth transistor and an emitter electrode coupled to the base electrode of the fourth transistor; a third resistance coupled between the first terminal and the collector electrode of the fourth transistor; and a fourth resistance coupled between the first terminal and the base electrode of the fifth transistor, the fourth resistance being significantly larger than the first resistance.

Claim 5

A tristate logic circuit as recited in claim 3 wherein there are included a fifth resistance having one end coupled to the emitter electrode of the fourth transistor, and a fourth diode having an anode electrode coupled to another end of the fifth resistance and a cathode electrode coupled to the emitter electrode of the fourth transistors; and the means coupling the emitter electrode of the phase splitter transistor to the second terminal comprises a sixth transistor having a base electrode, a collector electrode and an emitter electrode coupled to the second terminal, a sixth resistance coupled between the emitter electrode of the phase splitter transistor and the base electrode of the sixth transistor and a seventh resistance coupled between the emitter electrode of the phase splitter transistor and the collector electrode of the sixth transistor.

Claim 6

A tristate logic circuit as recited in claim 4 wherein the data input means comprises a data input terminal connected to the base electrode of the phase splitter transistor and there is included an eighth resistance coupled between the first terminal and the base electrode of the phase splitter transistor, the eighth resistance being significantly larger than the first resistance.