← Back to Patent Explorer
US4422090A Expired / Lapsed US ⏱️ 0.0 years remaining

Thin film transistors

Assignee: Nortel Networks Ltd
•
Filing: 1981-05-26
•
Granted: 1983-12-20
•
Expires: 2001-05-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A thin film transistor has a semiconductor layer, an insulating layer and source, drain and gate electrodes. The improvement comprises creating an enhanced conductivity layer in the semiconductor by ion implantation or diffusion on phased deposition. The benefits of the enhanced conductivity layer are that transistor action is obtained without the conventional annealing step and D.C. stability is much improved.

Inventors

  • 👤 Frank R. Shepherd
  • 👤 William D. Westwood

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 03:49
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6733; H10D30/6734; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6745; H10D30/675; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/21; H10P30/212; H10P30/22; H10P30/28

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 110 words
A thin film insulated gate field effect transistor comprising a dielectric substrate and deposited on the substrate a thin film layered structure comprising a dielectric layer, a conducting gate layer, and a semiconductor layer, the dielectric layer sandwiched between the gate and the semiconductor layers, the thin film source and drain terminals contacting the semiconductor layer, the source and drain terminals spaced from one another and further being spaced from the gate layer by the dielectric layer, wherein the thin film semiconductor layer has a non-uniform conductivity across the width thereof being more conductive over an internal elemental layer than at elemental layers adjacent opposed surfaces of the semiconductor layer.
Claim 2
Dependent Claim 110 words
A thin film insulated gate field effect transistor comprising a dielectric substrate and deposited on the substrate a thin film layered structure comprising a dielectric layer, a conducting gate layer, and a semiconductor layer, the dielectric layer sandwiched between the gate and the semiconductor layers, the thin film source and drain terminals contacting the semiconductor layer, the source and drain terminals spaced from one another and further being spaced from the gate layer by the dielectric layer, wherein the thin film semiconductor layer has a non-uniform conductivity across the width thereof being more conductive over an internal elemental layer than at elemental layers adjacent opposed surfaces of the semiconductor layer.
Claim 3
Dependent Claim 38 words
A thin film transistor as claimed in claim 1, in which the gate, source and drain are films of one or more of the metals of the group consisting of chromium, aluminum, nickel, gold, copper, indium and molybdenum.
Claim 4
Dependent Claim 27 words
A thin film transistor as claimed in claim 1, in which the semiconductor is one of the group consisting of cadmium selenide, cadmium sulphide, tellurium and polysilicon.
Claim 5
Dependent Claim 25 words
A thin film transistor as claimed in claim 1, in which the dielectric is one of the group consisting of silicon dioxide and aluminum oxide.
Claim 6
Dependent Claim 29 words
A thin film transistor as claimed in claim 1, in which the internal elemental layer contains one of the group of materials consisting of chromium, aluminum, boron and indium.
Claim 7
Dependent Claim 15 words
A thin film transistor as claimed in claim 1, the transistor having a glass substrate.
Claim 8
Dependent Claim 21 words
A thin film transistor as claimed in claim 1, in which said internal elemental layer extends parallel to the semiconductor layer.
Claim 9
Dependent Claim 34 words
A thin film transistor as claimed in claim 7, in which the internal elemental layer is more conductive than the elemental layers adjacent opposed surfaces of the semiconductor layer by virtue of implanted ions.

References Cited (Backward Citations)

US3191061A Cited
US3289054A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-12-19 1987-06-20 1987-12-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-12-19 1991-06-20 1991-12-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-12-19 1995-06-20 1995-12-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag