US4419681A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Zener diode
Assignee: US Philips Corp
•
Filing: 1980-09-18
•
Granted: 1983-12-06
•
Expires: 2000-09-18
Abstract
Abstract A Zener diode having a surface-adjoining first region of a first conductivity type, a second region of the second opposite conductivity type situated within the first region, and a third region of the first conductivity type which is situated at a distance from the surface and which is bounded entirely by the first and the second region and is more highly doped than the first region, the third region being overlapped by the second region on all sides. According to the invention the first region comprises an epitaxial layer which is provided on a more highly doped substrate. The third region is preferably bounded entirely by the second region and by the epitaxial layer. The structure according to the invention provides reproducible breakdown voltages even in the case of series production from semiconductor wafers having a diameter of 76 mm and larger.
Inventors
- 👤 Albert Schmitz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 11:30
CPC Classifications
H; H10; H10D; H10D8/00; H10D8/20; H10D8/25
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
233 words
A semiconductor device having a Zener diode comprising a semiconductor body having a highly doped substrate layer of a first conductivity type, a first semiconductor region of an epitaxial layer extending from said substrate layer to a surface of said body and also being of said first conductivity type, said epitaxial layer having a thickness of at least 10 μm and at most 35 μm, and a resistivity of at least 0.5 Ohm cm and at most 2 Ohm cm to provide a positive differential resistance upon breakdown, and said substrate layer having a higher doping concentration than said epitaxial layer, a second semiconductor region of a second conductivity type situated within said first semiconductor region, said second semiconductor region also adjoining said surface, a third semiconductor region of said first conductivity type disposed at a distance from said surface in said first semiconductor region and bounded by said second semiconductor region, said third semiconductor region having a higher doping concentration than said first semiconductor region, said third semiconductor region in projection being entirely situated within said second semiconductor region, said third semiconductor region containing the depletion zone at breakdown, and said second semiconductor region having a higher doping concentration than said third semiconductor region, and a p-n junction between said second semiconductor region and said first and third semiconductor regions and extending substantially parallel to said surface but terminating at said surface.
Claim 2
Dependent Claim
233 words
A semiconductor device having a Zener diode comprising a semiconductor body having a highly doped substrate layer of a first conductivity type, a first semiconductor region of an epitaxial layer extending from said substrate layer to a surface of said body and also being of said first conductivity type, said epitaxial layer having a thickness of at least 10 μm and at most 35 μm, and a resistivity of at least 0.5 Ohm cm and at most 2 Ohm cm to provide a positive differential resistance upon breakdown, and said substrate layer having a higher doping concentration than said epitaxial layer, a second semiconductor region of a second conductivity type situated within said first semiconductor region, said second semiconductor region also adjoining said surface, a third semiconductor region of said first conductivity type disposed at a distance from said surface in said first semiconductor region and bounded by said second semiconductor region, said third semiconductor region having a higher doping concentration than said first semiconductor region, said third semiconductor region in projection being entirely situated within said second semiconductor region, said third semiconductor region containing the depletion zone at breakdown, and said second semiconductor region having a higher doping concentration than said third semiconductor region, and a p-n junction between said second semiconductor region and said first and third semiconductor regions and extending substantially parallel to said surface but terminating at said surface.
Claim 3
Dependent Claim
27 words
A semiconductor device according to claim 1, wherein said third semiconductor region is surrounded by said first semiconductor region and is covered by said second semiconductor region.
Claim 4
Dependent Claim
27 words
A semiconductor device according to claim 2, wherein said third semiconductor region extends through said first semiconductor region from said second semiconductor region to said substrate layer.
Claim 5
Dependent Claim
20 words
A semiconductor device according to claim 3, wherein said substrate layer has a resistivity of at most 0.012 Ohm cm.
Claim 6
Dependent Claim
24 words
A semiconductor device according to claim 2, wherein said third semiconductor region is bounded entirely by sid epitaxial layer and said second semiconductor region.
Claim 7
Dependent Claim
20 words
A semiconductor device according to claim 2, wherein said substrate layer has a resistivity of at most 0.012 Ohm cm.
Claim 8
Dependent Claim
27 words
A semiconductor device according to claim 1, wherein said third semiconductor region extends through said first semiconductor region from said second semiconductor region to said substrate layer.
Claim 9
Dependent Claim
20 words
A semiconductor device according to claim 7, wherein said substrate layer has a resistivity of at most 0.012 Ohm cm.
Claim 10
Dependent Claim
24 words
A semiconductor device according to claim 1, wherein said third semiconductor region is bounded entirely by said epitaxial layer and said second semiconductor region.
Claim 11
Dependent Claim
20 words
A semiconductor device according to claim 1, wherein said substrate layer has a resistivity of at most 0.012 Ohm cm.
References Cited (Backward Citations)
US4106043A
Cited
US4104085A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-12-05 | 1987-06-06 | 1987-12-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-12-05 | 1991-06-06 | 1991-12-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-12-05 | 1995-06-06 | 1995-12-06 | $7700.00 | Window Closed / Lapsed |