CRT Refresh memory system

Claim 2

A video control system for a video terminal having video display logic, and further having a timing control system, a communication system, a central processing unit (CPU) and a main memory unit each in electrical communication with the other by way of an address bus, a data bus and a control bus operating at CPU clock rates, said video control system comprising: (a) a CRT control system for receiving video control configuration parameters from said data bus under control of the CPU and, responsive to a time divided character clock control signal received from said timing control system and to said configuration parameters, for controlling the operation of said video display logic and generating binary address codes representative of video characters and visual attributes; (b) multiplexer logic means responsive to said character clock control signal and in electrical communication with said address bus and said CRT control system for selecting binary address codes supplied by said CPU on the address bus during a first segment of the character clock control signal or binary address codes supplied by said CRT control system during a second segment of the character clock control signal; and (c) memory logic means responsive to said character clock control signal, to mode selection control signals received from said CPU, and to binary address codes received from said multiplexer logic means for receiving under control of said CPU binary video character and visual attribute codes from said communication system by way of said data bus during said first segment of the character clock control signal, and for supplying said binary video character and visual attribute codes under the control of said CRT control system to said video display logic during said second segment of the character clock control signal.

Claim 3

A video control system for a video terminal having video display logic, and further having a timing control system, a communication system and a central processing unit (CPU) each in electrical communication with the other by way of an address bus, a data bus and a control bus, said video control system comprising: (a) A CRT control system for receiving video control configuration parameters from said data bus under the control of said CPU and, responsive to the configuration parameters and to a time divided character clock control signal received from said timing control system, for generating binary address codes representative of video characters and visual attributes and timing control signals for application to said video display logic in displaying said video characters and visual attributes; (b) a data buffer register in electrical communication with said data bus for exchanging binary video character and visual attribute codes with said data bus under the control of said CPU; (c) random access memory logic means in electrical communication with said data buffer register for storing binary video character and visual attribute codes under the control of said CPU; and (d) multiplexer logic means responsive to said character clock control signal for selectively applying binary address codes received from said CRT control system to said random access memory logic means to provide binary video character and visual attribute codes from the random access memory logic means to said video display logic during one segment of the character clock control signal and applying address codes issued by said CPU on said address bus to said random access memory logic means during another segment of the character clock control signal to accommodate, under CPU control, an exchange of binary video character and visual attribute codes between said communication system and said random access memory logic means by way of said data buffer register in a memory read or a memory write operation occurring at communication system information transfer rates.

Claim 4

A video control system for a video terminal having video display logic, and further having a timing control system, a communication system and a central processing unit (CPU) each in electrical communication with the other by way of an address bus, a data bus and a control bus, said video control system comprising: (a) A CRT control system for receiving video control configuration parameters from said data bus under the control of said CPU and, responsive to the configuration parameters and to a time divided character clock control signal received from said timing control system, for generating binary address codes representative of video characters and visual attributes and timing control signals for application to said video display logic in displaying said video characters and visual attributes; (b) a data buffer register in electrical communication with said data bus for exchanging binary video character and visual attribute codes with said data bus under the control of said CPU; (c) random access memory logic means in electrical communication with said data buffer register for storing binary video character and visual attribute codes under the control of said CPU; and (d) multiplexer logic means responsive to said character clock control signal for selectively applying binary address codes received from said CRT control system to said random access memory logic means to provide binary video character and visual attribute codes from the random access memory logic means to said video display logic during one segment of the character clock control signal and applying address codes issued by said CPU on said address bus to said random access memory logic means during another segment of the character clock control signal to accommodate, under CPU control, an exchange of binary video character and visual attribute codes between said communication system and said random access memory logic means by way of said data buffer register in a memory read or a memory write operation occurring at communication system information transfer rates.