Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
217 words
A programmable display device comprising a bar graph display panel having an anode and a series of spaced cathodes connected in groups defining phases and a reset cathode at one end of said series; and a scan control circuit for said panel including a first programmable memory means having an output for providing a clocking waveform including a plurality of phase pulses and a reset pulse, clocking means for addressing said first programmable memory means to develop said plurality of phase pulses and said reset pulse in a repeating cathode scanning cycle, means including second programmable memory means operated synchronously with said phase pulses for generating an analog ramp voltage of a slope and dynamic range determined by said second programmable memory means, comparator means for comparing said ramp voltage to a d.c. voltage representing an audio program level to provide an output voltage for energizing said anode in each said cathode scanning cycle for an interval thereof in which said d.c. voltage exceeds said ramp voltage, and means for applying said phase pulses and said reset pulse to said series of cathodes in each said cathode scanning cycle to provide a glow in said bar graph display panel during the energization of said anode with the length of such glow being representative of said d.c. voltage.
Claim 2
Dependent Claim
217 words
A programmable display device comprising a bar graph display panel having an anode and a series of spaced cathodes connected in groups defining phases and a reset cathode at one end of said series; and a scan control circuit for said panel including a first programmable memory means having an output for providing a clocking waveform including a plurality of phase pulses and a reset pulse, clocking means for addressing said first programmable memory means to develop said plurality of phase pulses and said reset pulse in a repeating cathode scanning cycle, means including second programmable memory means operated synchronously with said phase pulses for generating an analog ramp voltage of a slope and dynamic range determined by said second programmable memory means, comparator means for comparing said ramp voltage to a d.c. voltage representing an audio program level to provide an output voltage for energizing said anode in each said cathode scanning cycle for an interval thereof in which said d.c. voltage exceeds said ramp voltage, and means for applying said phase pulses and said reset pulse to said series of cathodes in each said cathode scanning cycle to provide a glow in said bar graph display panel during the energization of said anode with the length of such glow being representative of said d.c. voltage.
Claim 3
Dependent Claim
46 words
A programmable display device in accordance with claim 1; wherein said first programmable memory means provides said clocking waveform with repetitive pulses in a selected one of said phases to thereby provide an intensified segment at a selected location along said glow on said display panel.
Claim 4
Dependent Claim
18 words
A programmable display device in accordance with claim 2; wherein said first programmable memory means comprises a PROM.
Claim 5
Dependent Claim
73 words
A programmable display device in accordance with claim 3; wherein three phase pulses and a reset pulse are provided at the output of said PROM and wherein three of said groups of cathode elements are provided on said display panel and wherein said three phase pulses and said reset pulse are applied by said applying means sequentially to a respective one of said groups of cathode elements and initially to said reset cathode.
Claim 6
Dependent Claim
59 words
A programmable display device in accordance with claim 4; wherein said clocking means includes an oscillator having an output for providing a clocking pulse train, and first counting means having an input connected to said oscillator for counting said clocking pulse train, said counting means having an output for addressing said PROM and means for resetting said counting means.
Claim 7
Dependent Claim
31 words
A programmable display device in accordance with claim 5; wherein said resetting means are connected to means by which said second programmable memory means are operated synchronously with said phase pulses.
Claim 8
Dependent Claim
86 words
A programmable display device in accordance with claim 6; wherein said means for synchronously operating said second programmable memory means includes means connected to the output of said PROM for providing a synchronizing ramp clock in response to said three phases pulses; said second programmable memory means are connected to said synchronizing ramp clock; and further including means having a first output for providing said ramp voltage and a second output connected to said resetting means for providing a reset signal for said first counting means.
Claim 9
Dependent Claim
91 words
A programmable display device in accordance with claim 7; wherein said second programmable memory means includes a plurality of PROMs programmed to provide a predetermined ramp, second counting means having an input connected to said means providing the synchronizing ramp clock for addressing said plurality of PROMs, said plurality of PROMs having outputs of differing binary weighted values and connected together at a current summing point, and amplifier means having an input connected to said outputs of said plurality of PROMs at said current summing point for providing said ramp voltage.