US4408270A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Stored charge inverter circuit with rapid switching
Assignee: General Electric Co
•
Filing: 1981-07-16
•
Granted: 1983-10-04
•
Expires: 2001-07-16
Abstract
Abstract An inverter circuit having two pairs of transistors, the transistors of each pair thereof being connected in series to alternately and repetitively apply electrical energy to an inductive load such as a fluorescent lamp. A square wave voltage is applied in opposite phase to electrodes of a first transistor of each pair thereof for rendering them alternately in condition for conduction and nonconduction. Each time a first transistor of one pair thereof becomes nonconductive, current in the inductive load reduces and an inductively induced flyback voltage is generated therein, which voltage is applied to the base electrode of the second transistor of the other pair thereof for creating a stored charge which turns on this transistor and keeps it on during the half-cycle, whereby the pairs of transistors are alternately turned on and off for applying alternating current through the load. Rapid discharge circuits are provided for the removal of residual stored charges.
Inventors
- 👤 Thomas E. Anderson
- 👤 Alvin A. Bush
- 👤 John Giorgis, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 11:36
CPC Classifications
H; H02; H02M; H02M7/00; H02M7/42; H02M7/44; H02M7/48; H02M7/53; H02M7/537; H02M7/538
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
213 words
An inverter circuit for operating from a d-c power source and applying alternating current through a load which is inductive or has an inductive component, comprising first and second pairs of transistors connected to alternately apply current through said load from said power source, each said pair of transistors comprising first and second transistors having their collector-emitter paths connected in serires between an end of said load and a terminal of said d-c power source, a source of alternating control signal voltage connected in opposite phases to said first transistors to enable them to be sequentially conductive, said second transistors having the characteristic of storing a charge applied to their control electrodes, and said load having the characteristic of inducing a flyback current when current flow therein is terminated, means connected between said load and said control electrodes of the second transistors for applying the flyback current resulting from the turn-off of each of said first transistors through the base-collector path of the second transistor of the other pair thereof for causing it to operate as an inverted transistor and rendering it conductive and storing a charge therein to keep it conductive for a period of time, said circuit being devoid of any other source of repetitive turn-on pulses for said second transistors.
Claim 2
Dependent Claim
213 words
An inverter circuit for operating from a d-c power source and applying alternating current through a load which is inductive or has an inductive component, comprising first and second pairs of transistors connected to alternately apply current through said load from said power source, each said pair of transistors comprising first and second transistors having their collector-emitter paths connected in serires between an end of said load and a terminal of said d-c power source, a source of alternating control signal voltage connected in opposite phases to said first transistors to enable them to be sequentially conductive, said second transistors having the characteristic of storing a charge applied to their control electrodes, and said load having the characteristic of inducing a flyback current when current flow therein is terminated, means connected between said load and said control electrodes of the second transistors for applying the flyback current resulting from the turn-off of each of said first transistors through the base-collector path of the second transistor of the other pair thereof for causing it to operate as an inverted transistor and rendering it conductive and storing a charge therein to keep it conductive for a period of time, said circuit being devoid of any other source of repetitive turn-on pulses for said second transistors.
Claim 3
Dependent Claim
30 words
A circuit as claimed in claim 1, including means for applying a turn-on pulse to one of said second transistors for rendering it conductive and initiating operation of the circuit.
Claim 4
Dependent Claim
37 words
A circuit as claimed in claim 1, including means for applying a turn-on pulse simultaneously to the first and second transistors of one of said pairs thereof for rendering them conductive and initiating operation of the current.
Claim 5
Dependent Claim
25 words
A circuit as claimed in claim 1, in which said means for applying flyback current to the second transistors comprises one or more nonlinear devices.
Claim 6
Dependent Claim
14 words
A circuit as claimed in claim 4, in which said nonlinear devices are diodes.
Claim 7
Dependent Claim
17 words
A circuit as claimed in claim 1, in which said alternating control signal has a square waveshape.
Claim 8
Dependent Claim
42 words
A circuit as claimed in claim 1, including means connected to the base electrodes of each of said second transistors for drawing current through the collector-base path thereof and dumping said stored charge each time the associated first transistor is turning off.
Claim 9
Dependent Claim
19 words
A circuit as claimed in claim 7, in which the last named means comprises one or more nonlinear devices.
Claim 10
Dependent Claim
14 words
A circuit as claimed in claim 8, in which said nonlinear devices are diodes.
Claim 11
Dependent Claim
58 words
A circuit as claimed in claim 1 or 7, including a pair of clamp transistors each having collector and emitter electrodes connected to the base and emitter electrodes of a respective one of said first transistors, and means for rendering each clamp transistor conductive during each switching off of the said first transistor to which it is connected.
Claim 12
Dependent Claim
48 words
A circuit as claimed in claim 1 or 7, in which said inverter circuit is a half-bridge inverter, said collector-emitter paths of the pairs of transistors being respectively connected in series between one and the same end of said load and respectively different terminals of said power source.
Claim 13
Dependent Claim
34 words
A circuit as claimed in claim 11, including a pair of capacitors connected in series between said power source terminals, the remaining end of said load being connected to the junction of said capacitors.
Claim 14
Dependent Claim
147 words
A circuit as claimed in claim 1 or 7, in which said inverter circuit is a full-bridge inverter, said collector-emitter paths of the pairs of transistors being respectively connected in series between one and the same end of said load and respectively different terminals of said power source, said circuit including third and fourth pairs of transistors each comprising first and second transistors having their collector-emitter paths connected in series, means connecting said third and fourth pairs of transistors in series between said power source terminals, means connecting the remaining end of said load to the junction of said third and fourth pairs of transistors, and means applying said alternating control signal in opposite phases to said first transistors of the third and fourth pairs thereof whereby said pairs of transistors are rendered conductive in a synchronized sequence to cause alternating current to flow through said load.
Claim 15
Dependent Claim
87 words
A circuit as claimed in claim 1 or 7, in which said inverter circuit is a push-pull inverter, said load comprising two halves connected in series, one of said power terminals being connected to the junction of said load halves, said first pair of transistors being connected between the remaining end of one of said load halves and the remaining power terminal, and said second pair of transistors being connected between the remaining end of the other one of said load halves and said remaining power terminal.
Claim 16
Dependent Claim
46 words
A circuit as claimed in claim 10, in which said inverter circuit is a half-bridge inverter, said collector-emitter paths of the pairs of transistors being respectively connected in series between one and the same end of said load and respectively different terminals of said power source.
Claim 17
Dependent Claim
145 words
A circuit as claimed in claim 10, in which said inverter circuit is a full-bridge inverter, said collector-emitter paths of the pairs of transistors being respectively connected in series between one and the same end of said load and respectively different terminals of said power source, said circuit including third and fourth pairs of transistors each comprising first and second transistors having their collector-emitter paths connected in series, means connecting said third and fourth pairs of transistors in series between said power source terminals, means connecting the remaining end of said load to the junction of said third and fourth pairs of transistors, and means applying said alternating control signal in opposite phases to said first transistors of the third and fourth pairs thereof whereby said pairs of transistors are rendered conductive in a synchronized sequence to cause alternating current to flow through said load.
Claim 18
Dependent Claim
85 words
A circuit as claimed in claim 10, in which said inverter circuit is a push-pull inverter, said load comprising two halves connected in series, one of said power terminals being connected to the junction of said load halves, said first pair of transistors being connected between the remaining end of one of said load halves and the remaining power terminal, and said second pair of transistors being connected between the remaining end of the other one of said load halves and said remaining power terminal.
References Cited (Backward Citations)
US2971166A
Cited
US3105944A
Cited
US3331987A
Cited
US3482145A
Cited
US3263122A
Cited
US4051426A
Cited
SU739699A1
Cited
US4259614A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-10-03 | 1987-04-04 | 1987-10-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-10-03 | 1991-04-04 | 1991-10-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-10-03 | 1995-04-04 | 1995-10-04 | $7700.00 | Window Closed / Lapsed |