US4408222A — Phase detector for television tuning systems and …

Claim 1

Independent Claim 146 words

A phase detector including a differential amplifier section for amplifying applied input signals supplied thereto and having a single-ended output, a multiplier section which is adapted to receive alternating switching signals and a current mirror section coupled to outputs of the multiplier section for producing an output signal the sense of which is determined by the relationship between the applied input signals and the switching signals, the improvement comprising a rectifier section coupled between the output of the differential amplifier section and respective inputs of the multiplier section for causing the sense of any error current produced at the output of the amplifier section and applied to the multiplier section to be preserved thereby causing the substantial elimination of said error current components at the output of the phase detector while coupling the output of the differential amplifier to said respective inputs of the multiplier section.

Claim 2

Dependent Claim 146 words

A phase detector including a differential amplifier section for amplifying applied input signals supplied thereto and having a single-ended output, a multiplier section which is adapted to receive alternating switching signals and a current mirror section coupled to outputs of the multiplier section for producing an output signal the sense of which is determined by the relationship between the applied input signals and the switching signals, the improvement comprising a rectifier section coupled between the output of the differential amplifier section and respective inputs of the multiplier section for causing the sense of any error current produced at the output of the amplifier section and applied to the multiplier section to be preserved thereby causing the substantial elimination of said error current components at the output of the phase detector while coupling the output of the differential amplifier to said respective inputs of the multiplier section.

Claim 3

Dependent Claim 51 words

The phase detector of claim 1 wherein said amplifier section includes a differential amplifier having differential inputs and differential outputs, the differential inputs being adapted to receive the differential input signals, and a current mirror circuit coupled with the differential outputs of the differential amplifier for providing a differential-to-single ended output.

Claim 4

Dependent Claim 173 words

The phase detector of claim 2 wherein said multiplier section includes two, two transistor pair differential amplifiers each having first and second transistors, said first and second transistors of said first transistor pair having the emitters thereof connected to a first common node and the first and second transistors of said second transistor pair having the emitters thereof connected to a second common node, the collector electrodes of the first transistors of said first and second transistor pair being interconnected at a third common node, the collector electrodes of said second transistors of respective first and second transistor pairs being interconnected to a fourth common node, the base electrodes of said first transistor of said first transistor pair and said second transistor of said second transistor pair being interconnected at a first terminal, the base electrodes of said second transistor of said first transistor pair and said first transistor of said second transistor pair being interconnected to a second terminals, said first and second terminal being adapted to receive said switching signal thereat.

Claim 5

Dependent Claim 137 words

The phase detector of claim 3 wherein said current mirror circuit includes first and second transistors of opposite conductivity type with respect to said first and second transistors of each of said transistor pairs, the collector electrode of said first transistor being coupled to the third common node, the emitter electrode being coupled to a terminal adapted to receive a source of operating potential, said base electrode being coupled to the emitter electrode of said second transistor, the base of said second transistor being connected to the collector of said first transistor and the collector of said second transistor being connected to said fourth common node to the output of the phase detector, and a diode being coupled between said terminal at which is supplied a source of operating potential and said emitter of said second transistor.

Claim 6

Dependent Claim 136 words

The phase detector of claim 4 wherein said rectifier section further includes an input coupled to said output of said amplifier section and first and second outputs coupled respectfully to said first and second common nodes of said multiplier section, including a first transistor of a first conductivity type, the base of which is connected to a node at which is supplied a bias potential, the emitter being coupled to said input and the collector being coupled to said first output; a second transistor of a second conductivity type having the base thereof coupled to said node at which is supplied said bias potential, the emitter being coupled to the input of said rectifier section; and a current mirror circuit connected between the collectors of said second transistor and the second output of said rectifier stage.

Claim 7

Dependent Claim 130 words

A phase detector suitable to be utilized in the chroma demodulator section of a television receiver comprising a multiplier section having first and second inputs and outputs respectively, a current mirror section coupled to said first and second outputs of said multiplier section for providing a single-ended output therefrom, said multiplier section being adapted to receive a switching signal at control terminals thereof; a differential amplifier section being adapted to receive a differential input signal at differential inputs thereof; and a rectifier section interposed between an output of said amplifier section and said first and second inputs of said multiplier section which preserves the sense of any error current components produced by said amplifier section that are then coupled to said multiplier section to substantially eliminate said error current components.

Claim 8

Dependent Claim 130 words

A phase detector suitable to be utilized in the chroma demodulator section of a television receiver comprising a multiplier section having first and second inputs and outputs respectively, a current mirror section coupled to said first and second outputs of said multiplier section for providing a single-ended output therefrom, said multiplier section being adapted to receive a switching signal at control terminals thereof; a differential amplifier section being adapted to receive a differential input signal at differential inputs thereof; and a rectifier section interposed between an output of said amplifier section and said first and second inputs of said multiplier section which preserves the sense of any error current components produced by said amplifier section that are then coupled to said multiplier section to substantially eliminate said error current components.

Claim 9

Dependent Claim 44 words

The phase detector of claim 6 wherein said differential amplifier section includes differential outputs, and a current mirror circuit coupled with the differential outputs of the differential amplifier for providing a differential-to-single ended output which is coupled to an input of said rectifier section.

Claim 10

Dependent Claim 166 words

The phase detector of claim 7 wherein said multiplier section includes two, two transistor pair differential amplifiers each having first and second transistors, said first and second transistors of said first transistor pair having the emitters thereof connected to said first input and the first and second transistors of said second transistor pair having the emitters thereof connected to said second input, the collectors of the first transistors of said first and second transistor pair being interconnected at said first output, and the collectors of said second transistors of respective first and second transistor pairs being interconnected to said second output, the bases of said first transistor of said first transistor pair and said second transistor of said second transistor pair being interconnected to a first control terminal, the bases of said second transistor of said first transistor pair and said first transistor of said second transistor pair being interconnected to a second control terminal, said first and second control terminals receiving said switching signal thereat.

Claim 11

Dependent Claim 136 words

The phase detector of claim 8 wherein said current mirror section includes first and second transistors of opposite conductivity type with respect to said first and second transistors of said transistor pairs, the collector of said first transistor being coupled to said first output of the multiplier section, the emitter being coupled to a terminal adapted to receive a source of operating potential, said base being coupled to the emitter of said second transistor, the base of said second transistor being connected to the collector of said first transistor and the collector of said second transistor being connected to said second output of the multiplier section to the output of the phase detector, and a diode coupled between said terminal at which is supplied a source of operating potential and said emitter of said second transistor.

Claim 12

Dependent Claim 135 words

The phase detector of claim 9 wherein said rectifier section includes an input connected to said output of said amplifier section and first and second outputs coupled respectfully to said first and second inputs of said multiplier section, including a first transistor of a first conductivity type the base electrode of which is connected to a node at which is supplied a bias potential, the emitter being coupled to said input and the collector being coupled to said first output; a second transistor of a second conductivity type, the base thereof being coupled to said node at which is supplied said bias potential, the emitter being coupled to the input of said rectifier section and a current mirror circuit connected between the collector of said second transistor and the second output of said rectifier section.

Claim 13

Dependent Claim 179 words

In a PAL/SECAM television receiver system having a chroma demodulator section including a frequency discriminator for producing output pulses the sense of which alternate in accordance with the particular television line sequence, a phase detector coupled with the frequency discriminator for identifying the line sequence, the phase detector including a differential amplifier input stage having differential inputs which are adapted for receiving the outputs from the frequency discriminator, a multiplier section having control input terminals adapted to receive switching signals at half the line sequence frequency and a current mirror circuit coupled to outputs of the multiplier section for providing an output signal the sense of which is determined by the phase relationship between the output signals from the frequency discriminator and the switching signals, the improvement comprising a rectifier section that is coupled between the output of the differential amplifier section of the phase detector and inputs of the multiplier section for preserving the sense of any error current components produced by the differential amplifier which are coupled to the multiplier section to substantially eliminate said error currents.

Claim 14

Dependent Claim 179 words

In a PAL/SECAM television receiver system having a chroma demodulator section including a frequency discriminator for producing output pulses the sense of which alternate in accordance with the particular television line sequence, a phase detector coupled with the frequency discriminator for identifying the line sequence, the phase detector including a differential amplifier input stage having differential inputs which are adapted for receiving the outputs from the frequency discriminator, a multiplier section having control input terminals adapted to receive switching signals at half the line sequence frequency and a current mirror circuit coupled to outputs of the multiplier section for providing an output signal the sense of which is determined by the phase relationship between the output signals from the frequency discriminator and the switching signals, the improvement comprising a rectifier section that is coupled between the output of the differential amplifier section of the phase detector and inputs of the multiplier section for preserving the sense of any error current components produced by the differential amplifier which are coupled to the multiplier section to substantially eliminate said error currents.

Claim 15

Dependent Claim 50 words

The phase detector of claim 11 wherein said amplifier section includes a differential amplifier having differential inputs and differential outputs, the differential inputs being adapted to receive the differential input signals, and a current mirror coupled with the differential outputs of the differential amplifier for providing a differential-to-single ended output.

Claim 16

Dependent Claim 185 words

The phase detector of claim 11 wherein said multiplier section includes two, two transistor pair differential amplifiers each having first and second transistors, said first and second transistors of said first transistor pair having the emitters thereof connected to a first input of the multiplier section and the first and second transistors of said second transistor pair having the emitters thereof connected to a second input of the multiplier section, the collectors of the first transistors of said first and second transistor pair being interconnected at a first common node which serves as a first output, and the collectors of said second transistors of respective first and second transistor pairs being interconnected to a second common node which serves as a second output, the bases of said first transistor of said first transistor pair and said second transistor of said second transistor pair being interconnected at a first one of the control input terminals, the bases of said second transistor of said first transistor pair and said first transistor of said second transistor pair being interconnected to a second one of the control input terminals.

Claim 17

Dependent Claim 160 words

The phase detector of claim 13 wherein said current mirror circuit includes first and second transistors of opposite conductivity type to said first and second transistors of said transistor pairs, the collector of said first transistor of said current mirror circuit being coupled to the first common node, the emitter being coupled to a terminal adapted to receive a source of operating potential, said base being coupled to the emitter of said second transistor of said current mirror circuit, the base of said second transistor of said current mirror circuit being connected to the collector of said first transistor of said current mirror circuit and the collector of said second transistor of said current mirror circuit being connected to said second common node to the output of the phase detector, and a diode being coupled between said terminal at which is supplied a source of operating potential and said said emitter of said second transistor of said current mirror circuit.

Claim 18

Dependent Claim 140 words

The phase detector of claim 14 wherein said rectifier section includes an input connected to said output of said differential amplifier and first and second outputs coupled respectively to said first and second inputs of said multiplier section, including a first transistor of a first conductivity type, the base of which is connected to a node at which is supplied a bias potential, the emitter being coupled to said input and the collector being coupled to said first output; a second transistor of a second conductivity type with a base electrode thereof being coupled to said node at which is supplied said bias potential, said emitter being coupled to the input of said rectifier section and a current mirror circuit connected between the collectors of said second transistor of said rectifier section and the second output of said rectifier section.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1986-10-03	1987-04-04	1987-10-04	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1990-10-03	1991-04-04	1991-10-04	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1994-10-03	1995-04-04	1995-10-04	$7700.00	Window Closed / Lapsed

Phase detector for television tuning systems and the like

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag