US4408133A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Comparator circuit with improved reliability and/or speed
Assignee: Verizon Laboratories Inc
•
Filing: 1981-03-30
•
Granted: 1983-10-04
•
Expires: 2001-03-30
Abstract
Abstract A comparator circuit of one type, prior to this invention, had a reliability problem due to an undesirable conductive path, and had limited speed due to stray capacitances. Reliability is achieved through separate triodes for coupling an inverted storage pulse to a primary electrode of each of two triodes of a differential amplifier. Speed is achieved through coupling a transistor across the other primary electrodes of the differential amplifier, the transistor's gate electrode receiving a narrow pulse upon termination of the storage pulse.
Inventors
- 👤 Michael Cooperman
- 👤 William L. Geller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 14:50
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356017; H03K3/356034; G; G01; G01R; G01R19/00; G01R19/165; G01R19/16504; G01R19/16519
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
519 words
An improved comparator circuit utilizing a plurality of triodes, each having a pair of primary electrodes and one control electrode, including a first differential amplifier having one primary electrode of a first triode and one primary electrode of a second triode coupled together for coupling to a negative potential source via a first conductive medium, one control electrode of said first triode for receiving an analog input signal, one control electrode of said second triode being coupled to a point of reference potential, a third triode connected as a resistive load for coupling a positive potential source to a second primary electrode of said first triode, and a fourth triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said second triode; a second differential amplifier having one primary electrode of a fifth triode and one primary electrode of a sixth triode coupled via suitable means for coupling to said negative potential source via a second conductive medium, one control electrode of said fifth triode being coupled to said second primary electrode of said first triode, one control electrode of said sixth triode being coupled to said second primary electrode of said second triode, a seventh triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said fifth triode, and an eighth triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said sixth triode; a latch having one primary electrode of a ninth triode and one primary electrode of a tenth triode coupled together to one primary electrode of an eleventh triode, a second primary electrode of said eleventh triode for coupling to said negative potential source via said second conductive medium, one control electrode of said ninth triode coupled to a second primary electrode of said tenth triode, one control electrode of said tenth triode coupled to a second primary electrode of said ninth triode, said second primary electrode of said ninth triode coupled to said second primary electrode of said fifth triode, said second primary electrode of said tenth triode coupled to said second primary electrode of said sixth triode, and said second primary electrode of said tenth triode, providing a digital output therefrom; and a switching circuit including means for receiving a storage pulse for coupling to one control electrode of said eleventh triode, and means for coupling an inverted form of said storage pulse to said suitable means, the improvement wherein said suitable means comprises a twelfth triode having one control electrode coupled to receive said inverted form of said storage pulse, a first primary electrode coupled to said negative potential source via said second conductive medium, and a second primary electrode coupled to said one primary electrode of said fifth triode; and a thirteenth triode having one control electrode coupled to receive said inverted form of said storage pulse, a first primary electrode coupled to said negative potential source via said second conductive medium, and a second primary electrode coupled to said one primary electrode of said sixth triode.
Claim 2
Dependent Claim
519 words
An improved comparator circuit utilizing a plurality of triodes, each having a pair of primary electrodes and one control electrode, including a first differential amplifier having one primary electrode of a first triode and one primary electrode of a second triode coupled together for coupling to a negative potential source via a first conductive medium, one control electrode of said first triode for receiving an analog input signal, one control electrode of said second triode being coupled to a point of reference potential, a third triode connected as a resistive load for coupling a positive potential source to a second primary electrode of said first triode, and a fourth triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said second triode; a second differential amplifier having one primary electrode of a fifth triode and one primary electrode of a sixth triode coupled via suitable means for coupling to said negative potential source via a second conductive medium, one control electrode of said fifth triode being coupled to said second primary electrode of said first triode, one control electrode of said sixth triode being coupled to said second primary electrode of said second triode, a seventh triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said fifth triode, and an eighth triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said sixth triode; a latch having one primary electrode of a ninth triode and one primary electrode of a tenth triode coupled together to one primary electrode of an eleventh triode, a second primary electrode of said eleventh triode for coupling to said negative potential source via said second conductive medium, one control electrode of said ninth triode coupled to a second primary electrode of said tenth triode, one control electrode of said tenth triode coupled to a second primary electrode of said ninth triode, said second primary electrode of said ninth triode coupled to said second primary electrode of said fifth triode, said second primary electrode of said tenth triode coupled to said second primary electrode of said sixth triode, and said second primary electrode of said tenth triode, providing a digital output therefrom; and a switching circuit including means for receiving a storage pulse for coupling to one control electrode of said eleventh triode, and means for coupling an inverted form of said storage pulse to said suitable means, the improvement wherein said suitable means comprises a twelfth triode having one control electrode coupled to receive said inverted form of said storage pulse, a first primary electrode coupled to said negative potential source via said second conductive medium, and a second primary electrode coupled to said one primary electrode of said fifth triode; and a thirteenth triode having one control electrode coupled to receive said inverted form of said storage pulse, a first primary electrode coupled to said negative potential source via said second conductive medium, and a second primary electrode coupled to said one primary electrode of said sixth triode.
Claim 3
Dependent Claim
13 words
The circuit as recited in claim 1 wherein said triodes are solid state.
Claim 4
Dependent Claim
12 words
The circuit as recited in claim 1 wherein said triodes are MOSFETs.
Claim 5
Dependent Claim
57 words
The circuit as recited in claim 1 further comprising a fourteenth triode having a first primary electrode coupled to said second primary electrode of said fifth triode; a second primary electrode coupled to said second primary electrode of said sixth triode; and a control electrode coupled to receive a trigger pulse upon termination of said storage pulse.
Claim 6
Dependent Claim
13 words
The circuit as recited in claim 4 wherein said triodes are solid state.
Claim 7
Dependent Claim
12 words
The circuit as recited in claim 4 wherein said triodes are MOSFETs.
Claim 8
Dependent Claim
476 words
An improved comparator circuit utilizing a plurality of triodes, each having a pair of primary electrodes and one control electrode, including a first differential amplifier having one primary electrode of a first triode and one primary electrode of a second triode coupled together for coupling to a negative potential source via a first conductive medium, one control electrode of said first triode for receiving an analog input signal, one control electrode of said second triode being coupled to a point of reference potential, a third triode connected as a resistive load for coupling a positive potential source to a second primary electrode of said first triode, and a fourth triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said second triode; a second differential amplifier having one primary electrode of a fifth triode and one primary electrode of a sixth triode coupled via electronically controlled means for coupling to said negative potential source via a second conductive medium, one control electrode of said fifth triode being coupled to said second primary electrode of said first triode, one control electrode of said sixth triode being coupled to said second primary electrode of said second triode, a seventh triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said fifth triode, and an eighth triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said sixth triode; a latch having one primary electrode of a ninth triode and one primary electrode of a tenth triode coupled together to one primary electrode of an eleventh triode, a second primary electrode of said eleventh triode for coupling to said negative potential source via said second conductive medium, one control electrode of said ninth triode coupled to a second primary electrode of said tenth triode, one control electrode of said tenth triode coupled to a second primary electrode of said ninth triode, said second primary electrode of said ninth triode coupled to said second primary electrode of said fifth triode, said second primary electrode of said tenth triode coupled to said second primary electrode of said sixth triode, and said second primary electrode of said tenth triode providing a digital output therefrom; and a switching circuit including means for receiving a storage pulse for coupling to one control electrode of said eleventh triode, and means for coupling an inverted form of said storage pulse to said electronically controlled means to inhibit current conduction therethrough, the improvement further comprising an additional triode having a first primary electrode coupled to said second primary electrode of said fifth triode; a second primary electrode coupled to said second primary electrode of said sixth triode; and a control electrode coupled to receive a trigger pulse upon termination of said storage pulse.
Claim 9
Dependent Claim
476 words
An improved comparator circuit utilizing a plurality of triodes, each having a pair of primary electrodes and one control electrode, including a first differential amplifier having one primary electrode of a first triode and one primary electrode of a second triode coupled together for coupling to a negative potential source via a first conductive medium, one control electrode of said first triode for receiving an analog input signal, one control electrode of said second triode being coupled to a point of reference potential, a third triode connected as a resistive load for coupling a positive potential source to a second primary electrode of said first triode, and a fourth triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said second triode; a second differential amplifier having one primary electrode of a fifth triode and one primary electrode of a sixth triode coupled via electronically controlled means for coupling to said negative potential source via a second conductive medium, one control electrode of said fifth triode being coupled to said second primary electrode of said first triode, one control electrode of said sixth triode being coupled to said second primary electrode of said second triode, a seventh triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said fifth triode, and an eighth triode connected as a resistive load for coupling said positive potential source to a second primary electrode of said sixth triode; a latch having one primary electrode of a ninth triode and one primary electrode of a tenth triode coupled together to one primary electrode of an eleventh triode, a second primary electrode of said eleventh triode for coupling to said negative potential source via said second conductive medium, one control electrode of said ninth triode coupled to a second primary electrode of said tenth triode, one control electrode of said tenth triode coupled to a second primary electrode of said ninth triode, said second primary electrode of said ninth triode coupled to said second primary electrode of said fifth triode, said second primary electrode of said tenth triode coupled to said second primary electrode of said sixth triode, and said second primary electrode of said tenth triode providing a digital output therefrom; and a switching circuit including means for receiving a storage pulse for coupling to one control electrode of said eleventh triode, and means for coupling an inverted form of said storage pulse to said electronically controlled means to inhibit current conduction therethrough, the improvement further comprising an additional triode having a first primary electrode coupled to said second primary electrode of said fifth triode; a second primary electrode coupled to said second primary electrode of said sixth triode; and a control electrode coupled to receive a trigger pulse upon termination of said storage pulse.
Claim 10
Dependent Claim
13 words
The circuit as recited in claim 7 wherein said triodes are solid state.
Claim 11
Dependent Claim
12 words
The circuit as recited in claim 7 wherein said triodes are MOSFETs.
Claim 12
Dependent Claim
40 words
The circuit as recited in claim 9 wherein said control electrodes are gate electrodes, one primary electrode of each of said triodes is a source electrode, and the other primary electrode of each of said triodes is a drain electrode.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-10-03 | 1987-04-04 | 1987-10-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-10-03 | 1991-04-04 | 1991-10-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-10-03 | 1995-04-04 | 1995-10-04 | $7700.00 | Window Closed / Lapsed |