← Back to Patent Explorer
US4403156A Expired / Lapsed US ⏱️ 0.0 years remaining

Frequency conversion circuit

Assignee: Pioneer Corp
•
Filing: 1981-04-07
•
Granted: 1983-09-06
•
Expires: 2001-04-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A frequency conversion circuit in which effects of odd order terms in the input and output characteristics of the active elements of the circuit, which otherwise would produce IM interference, are eliminated. A superposition signal composed of two signals of different frequencies is applied, in opposite phases, to control inputs of a differential pair of transistors. A common load is coupled to the differential pair with the odd order terms being cancelled at the common connection point of the differential pair. The common load is preferably a resonant circuit.

Inventors

  • 👤 Masaharu Sakamoto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 11:16
CPC Classifications
H; H03; H03D; H03D7/00; H03D7/14

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 86 words
A frequency conversion circuit comprising: a differential pair of active semiconductive elements having outputs coupled together; means for biasing said active elements only into non-linear operating regions thereof; means for applying, in opposite phases, a superposition signal composed of signals of first and second frequencies to respective control inputs of said active elements; and a common load for differential outputs of said active elements, a frequency-converted signal of said first and second signals produced by non-linear operation of said active elements being present across said load.
Claim 2
Dependent Claim 86 words
A frequency conversion circuit comprising: a differential pair of active semiconductive elements having outputs coupled together; means for biasing said active elements only into non-linear operating regions thereof; means for applying, in opposite phases, a superposition signal composed of signals of first and second frequencies to respective control inputs of said active elements; and a common load for differential outputs of said active elements, a frequency-converted signal of said first and second signals produced by non-linear operation of said active elements being present across said load.
Claim 3
Dependent Claim 31 words
The circuit as claimed in claim 1 wherein said active elements comprise bipolar transistors, and said control inputs and said differential outputs are bases and collectors of said bipolar transistors, respectively.
Claim 4
Dependent Claim 32 words
The circuit as claimed in claim 1 wherein said active elements comprises field-effect transistors, and said control inputs and said differential outputs are gate electrodes and drain electrodes of said field-effect transistors.
Claim 5
Dependent Claim 30 words
The circuit as claimed in any of claims 1-3 wherein said common load comprises a resonant circuit having a resonant frequency substantially equal to the frequency of a desired signal.
Claim 6
Dependent Claim 54 words
The frequency conversion circuit of any of claims 1-3 wherein said means for applying said superposition signal comprises a transformer having a primary winding to which said first and second signals are coupled and a center-tapped secondary winding, ends of said secondary winding being coupled to said respective control inputs of said active elements.
Claim 7
Dependent Claim 230 words
A frequency conversion circuit comprising: a first transformer, a superposition signal composed of signals of first and second frequencies being coupled to a first terminal of a primary winding of said first transformer, a second terminal of said primary winding being coupled to a reference voltage point, said first transformer having a center-tapped secondary winding, a center tap of said secondary winding being coupled to said reference voltage point; first and second bipolar transistors, said first and second bipolar transistors having emitters coupled together and coupled to said reference voltage point and collectors coupled together; first and second capacitors coupling, respectively, first and second ends of said secondary winding of said first transformer to bases of said first and second transistors; means for supplying bias to said bases of said first and second transistors; a third capacitor and a second transformer, said third capacitor being coupled across a first winding of said second transformer, a first terminal of said third capacitor being coupled to said collectors of said first and second transistors and a second terminal of said third capacitor being coupled to a voltage source for biasing said transistors only in their non-linear region, said second transformer having a secondary winding, a first terminal of said second winding being coupled to said reference voltage point, and an output signal being produced at a second terminal of said second winding.
Claim 8
Dependent Claim 230 words
A frequency conversion circuit comprising: a first transformer, a superposition signal composed of signals of first and second frequencies being coupled to a first terminal of a primary winding of said first transformer, a second terminal of said primary winding being coupled to a reference voltage point, said first transformer having a center-tapped secondary winding, a center tap of said secondary winding being coupled to said reference voltage point; first and second bipolar transistors, said first and second bipolar transistors having emitters coupled together and coupled to said reference voltage point and collectors coupled together; first and second capacitors coupling, respectively, first and second ends of said secondary winding of said first transformer to bases of said first and second transistors; means for supplying bias to said bases of said first and second transistors; a third capacitor and a second transformer, said third capacitor being coupled across a first winding of said second transformer, a first terminal of said third capacitor being coupled to said collectors of said first and second transistors and a second terminal of said third capacitor being coupled to a voltage source for biasing said transistors only in their non-linear region, said second transformer having a secondary winding, a first terminal of said second winding being coupled to said reference voltage point, and an output signal being produced at a second terminal of said second winding.

References Cited (Backward Citations)

US1821906A Cited
US3335290A Cited
US3613022A Cited
US3628168A Cited
US3517214A Cited
US3872393A Cited
US4345502A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-09-05 1987-03-07 1987-09-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-09-05 1991-03-07 1991-09-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-09-05 1995-03-07 1995-09-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag