US4393471A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory cell arrangement for a static memory
Assignee: US Philips Corp
•
Filing: 1980-11-10
•
Granted: 1983-07-12
•
Expires: 2000-11-10
Abstract
Abstract A memory cell for a static memory, in which the number of control lines is reduced to a maximum of three by the use of a diode in one collector circuit and the series connection of a diode and a resistor in the other collector circuit of an Eccles-Jordan flip-flop, which diodes have an exponential characteristic with an exponent smaller than that of conventional diodes.
Inventors
- 👤 Cornelis M. Hart
- 👤 Jan Lohstroh
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 14:43
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/411; G11C11/4113; G11C11/4116; H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H10; H10B; H10B10/00; H10B10/10
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
135 words
A memory-cell arrangement for a static memory, realized in integrated circuit technology, which is provided with a number of control lines for writing, reading and retaining the memory information in the cell, which cell comprises two cross-coupled transistors which are connected to the control lines, characterized in that the cell is connected to at most three control lines, at least one control line being connected to the collector of the one transistor of the cell via a first diode and to the collector of the other transistor of the cell via the series connection of a resistor and a second diode, said diodes having an exponential current-voltage characteristic with the expoenent (qV)/(mkT), where q represents the elementary charge, V the voltage, k Boltzmann's constant, T the absolute temperature and m a constant greater than 1.
Claim 2
Dependent Claim
135 words
A memory-cell arrangement for a static memory, realized in integrated circuit technology, which is provided with a number of control lines for writing, reading and retaining the memory information in the cell, which cell comprises two cross-coupled transistors which are connected to the control lines, characterized in that the cell is connected to at most three control lines, at least one control line being connected to the collector of the one transistor of the cell via a first diode and to the collector of the other transistor of the cell via the series connection of a resistor and a second diode, said diodes having an exponential current-voltage characteristic with the expoenent (qV)/(mkT), where q represents the elementary charge, V the voltage, k Boltzmann's constant, T the absolute temperature and m a constant greater than 1.
Claim 3
Dependent Claim
91 words
An arrangement as claimed in claim 1, characterized in that the emitters of the two transistors are connected to a control current source, which, in the stand-by mode during which information is to be retained in the cell, supplies such a small current that said resistance is low relative to the internal resistance of the first and the second diode respectively, while in the read and the write mode of the cell said control current source supplies such a large current that said resistance at least approximates to said internal resistance.
Claim 4
Dependent Claim
38 words
An arrangement as claimed in claim 2, characterized in that the collector of said other transistor is connected to a control line via a diode, which control line is connected to a current detector for reading memory information.
Claim 5
Dependent Claim
81 words
An arrangement as claimed in claim 3, characterized in that the arrangement comprises two such control lines, the control line being connected to the collector of the one transistor via said first diode and to the collector of the other transistor of the cell via said series-connection, while the other control line is connected to the collector of the other transistor via a similar diode and to the collector of the one transistor of the cell via a similar series connection.
Claim 6
Dependent Claim
63 words
An arrangement as claimed in claim 3, characterized in that the arrangement comprises two such control lines, a first isolating diode being included between the one control line and the junction point of said first diode and said series connection, while a second isolating diode is included between the other control line and the junction point of said resistor and said second diode.
Claim 7
Dependent Claim
33 words
A static memory with rows and columns of memory cells as claimed in claim 4 or 5, characterized in that adjacent cells connected to the same word line employ a common control line.
References Cited (Backward Citations)
US3990056A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-07-11 | 1987-01-10 | 1987-07-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-07-11 | 1991-01-10 | 1991-07-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-07-11 | 1995-01-10 | 1995-07-12 | $7700.00 | Window Closed / Lapsed |