Receiver for A.C. electrical supply signalling arrangement

Claim 2

A receiver for use in an a.c. electrical supply signalling arrangement of the kind wherein information is conveyed as a pattern of time-spaced voltage reductions impressed on the a.c. supply voltage waveform, each reduction being for a fraction of a cycle of the waveform including a voltage zero crossing, the receiver comprising means for detecting the presence of an impressed voltage reduction by comparing the integral of the supply voltage waveform over a period extending over a small fraction of a cycle ending not later than the voltage zero crossing included in that voltage reduction with the integral over a corresponding period when no voltage reduction is present.

Claim 3

A receiver for use in an a.c. electrical supply signalling arrangement of the kind wherein information is conveyed as a pattern of time-spaced voltage reductions impressed on the a.c. supply voltage waveform, each reduction being for a fraction of a cycle of the waveform including a voltage zero crossing, the receiver comprising means for detecting the presence of an impressed voltage reduction including: an integrator responsive to the a.c. supply voltage to produce in respect of different cycles of the a.c. supply voltage waveform respective outputs each representative of the integral of said supply voltage over a period extending over a small fraction of a cycle ending not later than the voltage zero crossing included in that cycle; and comparator means for comparing outputs of said integrator for different cycles, thereby to indicate the presence of an impressed voltage reduction in response to the difference between the output for a cycle when a voltage reduction is present and the output for a cycle when a voltage reduction is not present.

Claim 4

A receiver for use in an a.c. electrical supply signalling arrangement of the kind wherein information is conveyed as a pattern of time-spaced voltage reductions impressed on the a.c. supply voltage waveform, each reduction being for a fraction of a cycle of the waveform including a voltage zero crossing, the receiver comprising means for detecting the presence of an impressed voltage reduction including: an integrator responsive to the a.c. supply voltage to produce in respect of different cycles of the a.c. supply voltage waveform respective outputs each representative of the integral of said supply voltage over a period extending over a small fraction of a cycle ending not later than the voltage zero crossing included in that cycle; and comparator means for comparing outputs of said integrator for different cycles, thereby to indicate the presence of an impressed voltage reduction in response to the difference between the output for a cycle when a voltage reduction is present and the output for a cycle when a voltage reduction is not present.

Claim 5

A receiver according to claim 2 wherein the integration period extends from a predetermined point on the voltage waveform until the following voltage zero crossing.

Claim 6

A receiver according to claim 2 wherein the integrator is arranged to integrate the instantaneous value of the supply voltage over corresponding small fractions of a cycle each ending at a voltage zero crossing of the supply voltage, the integrator being reset between successive integration periods; and the comparator means indicates when the output of said integrator is less than the output of the integrator for the preceding integration period.

Claim 7

A receiver according to claim 4 wherein said comparator means comprises a capacitor arranged to charge substantially to the peak value of the output of the integrator; means for partly discharging said capacitor; and means for monitoring the supply of charging current to said capacitor.

Claim 8

A receiver according to claim 4 wherein said integrator comprises: a capacitance connected in series with a rectifier across said supply voltage; an electronic switch connected across said integrator capacitance; and means for opening said switch during each said integration period.

Claim 9

A receiver according to claim 6 wherein said means for opening said switch comprises: reference means responsive to the occurrence of a predetermined level in the supply voltage to produce an output at a predetermined time after the occurrence of said level; timing means responsive to the output of the reference means to produce an output signal for a predetermined period following the reference means output; and driver means for utilising the timing means output to open said switch.

Claim 10

A receiver according to claim 7 wherein said predetermined level is the peak value of the supply voltage.