← Back to Patent Explorer
US4387438A Expired / Lapsed US ⏱️ 0.0 years remaining

Continuous transducer drift compensator

Assignee: United States Department of the Interior
•
Filing: 1980-11-12
•
Granted: 1983-06-07
•
Expires: 2000-11-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a transducer signal processing system wherein the output signal generated by a transducer (14) includes a nearly d.c., relatively large amplitude drift component (12), a higher frequency end point, data component (10) and a high frequency noise (hash) component (11), the drift and hash components are substantially eliminated by supplying the composite transducer output signal to a pair of parallel integrator circuits (28, 30) having different integration time constants. The faster integrator (28) passes the drift and data signal components, while attenuating the hash component, whereas the slower integrator (30) passes the drift component and attenuates the data and hash components. The output of the slower integrator (30) is subtracted from the output of the faster integrator (28) to provide a resultant signal containing essentially only the transducer data component.

Inventors

  • 👤 George M. Lucich
  • 👤 Charles A. Seitz

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 19:52
CPC Classifications
G; G01; G01K; G01K17/00; G01D; G01D3/00; G01D3/02; G01D3/021; G01N; G01N25/00; G01N25/20; G01N25/48; G01N25/4806; G01N25/4813

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 193 words
A circuit for reducing the d.c. outputted drift signal component from a transducer generated signal wherein the transducer signal includes the d.c. drift component to be reduced, a data component, and a high frequency noise component, said circuit comprising: first and second parallel integrator circuit means which receive and are responsive to said transducer signal; said first integrator circuit means having a first time constant set to pass the d.c. drift and data components of the received transducer signal while attenuating its received noise component; said second integrator circuit means having a second time constant set to be longer than the first time constant, said second integrator circuit means passes the said received d.c. drift and a smaller portion of the data component than that passed by the first integrator circuit means, said two integrator circuit means generating, respectively, first and second output signals; and circuit means for receiving said first and second output signals from the integrators and for subtracting said second output signal from said first output signal, the output signal from said subtracting means being a data component signal whose drift and noise component are continuously and automatically suppressed therein.
Claim 2
Dependent Claim 193 words
A circuit for reducing the d.c. outputted drift signal component from a transducer generated signal wherein the transducer signal includes the d.c. drift component to be reduced, a data component, and a high frequency noise component, said circuit comprising: first and second parallel integrator circuit means which receive and are responsive to said transducer signal; said first integrator circuit means having a first time constant set to pass the d.c. drift and data components of the received transducer signal while attenuating its received noise component; said second integrator circuit means having a second time constant set to be longer than the first time constant, said second integrator circuit means passes the said received d.c. drift and a smaller portion of the data component than that passed by the first integrator circuit means, said two integrator circuit means generating, respectively, first and second output signals; and circuit means for receiving said first and second output signals from the integrators and for subtracting said second output signal from said first output signal, the output signal from said subtracting means being a data component signal whose drift and noise component are continuously and automatically suppressed therein.
Claim 3
Dependent Claim 19 words
The circuit of claim 1, including display means coupled to said subtracting means for displaying said output signal therefrom.
Claim 4
Dependent Claim 26 words
The circuit of claim 2, including attenuator means coupled to said subtracting means for ranging said drift suppressed output signal for display on said display means.

References Cited (Backward Citations)

US3231823A Cited
US3268824A Cited
US3462240A Cited
US3594557A Cited
US3605129A Cited
US3757288A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-06-06 1986-12-06 1987-06-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-06-06 1990-12-06 1991-06-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-06-06 1994-12-06 1995-06-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag