← Back to Patent Explorer
US4380797A Expired / Lapsed US ⏱️ 0.0 years remaining

Two level store with many-to-one mapping scheme

Assignee: Fujitsu Services Ltd
•
Filing: 1980-07-07
•
Granted: 1983-04-19
•
Expires: 2000-07-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data processing system has a two-level storage system in which data items are copied from a main store into a smaller, faster slave store on demand. The mapping of the main store on to the slave store is a many-to-one mapping so that situations will occur where two required data items cannot both be present simultaneously in the slave store because they map on to the same location. The system has special logic which detects this situation and, upon detection, temporarily suspends the use of the slave store and instead uses a smaller first-in first-out area of storage.

Inventors

  • 👤 Peter L. Desyllas
  • 👤 Barry G. Radley
  • 👤 Alasdair Rawsthorne
  • 👤 John R. Eaton
  • 👤 John E. Murray

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 02:49
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1027; G06F16/00; G06F16/90; G06F16/901; G06F16/9014

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 162 words
In a data processing system having a main store connected to a smaller, faster slave store into which data items are copied from the main store on demand, the data items in the main store being mapped on to the locations of the slave store according to a many-to-one mapping scheme, the improvement comprising: (a) a further store connected in tandem with the slave store, the further store being of smaller size than the slave store and having an access speed comparable to that of the slave store; (b) means connected to the slave store for producing a control signal when an attempt is made to access from the slave store two different data items which map on to the same location of the slave store, and (c) means connected to the slave store and further store, and responsive to said control signal, for suspending addressing of the slave store and addressing the further store instead when the control signal is present.
Claim 2
Dependent Claim 162 words
In a data processing system having a main store connected to a smaller, faster slave store into which data items are copied from the main store on demand, the data items in the main store being mapped on to the locations of the slave store according to a many-to-one mapping scheme, the improvement comprising: (a) a further store connected in tandem with the slave store, the further store being of smaller size than the slave store and having an access speed comparable to that of the slave store; (b) means connected to the slave store for producing a control signal when an attempt is made to access from the slave store two different data items which map on to the same location of the slave store, and (c) means connected to the slave store and further store, and responsive to said control signal, for suspending addressing of the slave store and addressing the further store instead when the control signal is present.
Claim 3
Dependent Claim 26 words
A system according to claim 1 further comprising address mapping means for converting an input virtual address into a hash address for addressing the slave store.
Claim 4
Dependent Claim 26 words
A system according to claim 2 wherein the slave store contains, in each location, the virtual address of the data item currently stored in that location.
Claim 5
Dependent Claim 131 words
A system according to claim 3 further comprising: (a) first comparison means for comparing the input virtual address with the virtual address contained in the currently addressed location of the slave store, and for producing a MISS signal if these two virtual addresses are not equal; (b) register means connected to the output of the address mapping means, for storing the value of the hash address whenever said MISS signal occurs; (c) second comparison means for comparing the contents of the register means with the output from the address mapping means and for producing a trigger signal if the comparison indicates equality; and (d) gating means, responsive to the MISS signal and the trigger signal, for producing said control signal whenever both the MISS signal and the trigger signal are present.

References Cited (Backward Citations)

US4086629A Cited
US4047244A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-04-18 1986-10-18 1987-04-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-04-18 1990-10-18 1991-04-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-04-18 1994-10-18 1995-04-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag