← Back to Patent Explorer
US4374335A Expired / Lapsed US ⏱️ 0.0 years remaining

Tuneable I.C. active integrator

Assignee: Analog Devices Inc
•
Filing: 1980-05-19
•
Granted: 1983-02-15
•
Expires: 2000-05-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An I.C. integrator circuit is provided with an active tuneable element by which a precise integrator time constant can be established, despite variations in the values of individual circuit components. A plurality of integrator circuits are connected in an overall frequency responsive circuit, each integrator circuit having a input transconductance stage, an output integrating stage, and an adjustable intermediate conditioning stage, the latter stage preferably comprising a Gilbert multiplier circuit. The time constant of each integrator circuit is controlled by the conditioning stage, which in turn is under the control of a bias circuit common to all of the integrator circuits. A desired net frequency response characteristic can be achieved by simple adjustments to the common bias circuit, despite normal tolerances and variations among individual integrator circuits. The circuit is completely integrated, is capable of operating at audio as well as at higher frequency ranges, has a greater tuneable range than prior art devices, and is highly linear.

Inventors

  • 👤 Kiyoshi Fukahori
  • 👤 Yukio Nishikawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 21:30
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/0805; G; G06; G06G; G06G7/00; G06G7/12; G06G7/18; G06G7/184; G06G7/186; H03L7/099; H03B; H03B2200/00; H03B2200/006; H03B2200/0062

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 205 words
An adjustable integrated circuit integrator circuit, comprising: an input stage means characterized by a predetermined transconductance, and including means to receive an input voltage signal, and means to establish an output current signal which is related to the input voltage signal by said predetermined transconductance, a conditioning stage means comprising a Gilbert multiplier circuit which is connected to receive said output signal from said input stage means, and in response thereto to establish a conditioned output signal, said Gilbert multiplier circuit having an adjustable current source means comprising I 0 and I 1 current sources and being adapted to receive an adjustment signal and, in response thereto, to adjust the conditioned output signal, the current output of said stage comprising the current output from the input stage multiplied by I 1 /I 0 , and an integrating stage means connected to receive the conditioned output signal from the conditioning stage means and in response thereto to provide an integrated output signal, said integrating stage means together with said conditioning and input stage means establishing an integration time constant for the integrator circuit, said conditioning stage means including means for controllably adjusting its conditioned output signal, and thereby adjusting the integration time constant of the circuit.
Claim 2
Dependent Claim 205 words
An adjustable integrated circuit integrator circuit, comprising: an input stage means characterized by a predetermined transconductance, and including means to receive an input voltage signal, and means to establish an output current signal which is related to the input voltage signal by said predetermined transconductance, a conditioning stage means comprising a Gilbert multiplier circuit which is connected to receive said output signal from said input stage means, and in response thereto to establish a conditioned output signal, said Gilbert multiplier circuit having an adjustable current source means comprising I 0 and I 1 current sources and being adapted to receive an adjustment signal and, in response thereto, to adjust the conditioned output signal, the current output of said stage comprising the current output from the input stage multiplied by I 1 /I 0 , and an integrating stage means connected to receive the conditioned output signal from the conditioning stage means and in response thereto to provide an integrated output signal, said integrating stage means together with said conditioning and input stage means establishing an integration time constant for the integrator circuit, said conditioning stage means including means for controllably adjusting its conditioned output signal, and thereby adjusting the integration time constant of the circuit.
Claim 3
Dependent Claim 27 words
The circuit of claim 1, wherein the output from the integrating stage means is responsive substantially only to the conditioned output signal from the conditioning stage means.
Claim 4
Dependent Claim 137 words
A controllable intergrated circuit comprising: a Gilbert multiplier stage including a pair of I o current sources and an I 1 current source, an integrating output stage connected to receive the output of the Gilbert multiplier stage and in response thereto to provide an integrated output signal, an input stage having a predetermined transconductance and adapted to receive an input voltage, said input stage being connected in circuit with said I o current sources to add to one of said I o current sources and to subtract from the other of said I o current sources a differential current determined by the magnitude of the input voltage, and circuit means for controlling the magnitude of at least one of said I o and I 1 values, and thereby controlling the integration time constant of the integrator circuit.
Claim 5
Dependent Claim 137 words
A controllable intergrated circuit comprising: a Gilbert multiplier stage including a pair of I o current sources and an I 1 current source, an integrating output stage connected to receive the output of the Gilbert multiplier stage and in response thereto to provide an integrated output signal, an input stage having a predetermined transconductance and adapted to receive an input voltage, said input stage being connected in circuit with said I o current sources to add to one of said I o current sources and to subtract from the other of said I o current sources a differential current determined by the magnitude of the input voltage, and circuit means for controlling the magnitude of at least one of said I o and I 1 values, and thereby controlling the integration time constant of the integrator circuit.
Claim 6
Dependent Claim 47 words
The circuit of claim 3, the input stage for said integrator circuit comprising a transconductance amplifier means adapted to generate said differential current flow through a resistor, said resistor being connected to direct said differential current from one to the other of said I o current sources.
Claim 7
Dependent Claim 67 words
The circuit of claim 4, said transconductance amplifier means including a pair of transistors having their bases connected in circuit with respective ends of said resistor, each of said transistors having one of their collector-emitter terminals connected to receive an input voltage, and current source means connected to the other collector-emitter terminal of said transistors to establish substantially constant transistor base voltages relative to the input voltage.

References Cited (Backward Citations)

US3444362A Cited
US3696252A Cited
US3805091A Cited
US3911776A Cited
US3978416A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-02-14 1986-08-16 1987-02-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-02-14 1990-08-16 1991-02-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-02-14 1994-08-16 1995-02-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag