← Back to Patent Explorer
US4359608A Expired / Lapsed US ⏱️ 0.0 years remaining

Adaptive sampler

Assignee: United States Department of Energy
•
Filing: 1980-08-26
•
Granted: 1982-11-16
•
Expires: 2000-08-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An adaptive data compression device for compressing data having variable frequency content, including a plurality of digital filters for analyzing the content of the data over a plurality of frequency regions, a memory, and a control logic circuit for generating a variable rate memory clock corresponding to the analyzed frequency content of the data in the frequency region and for clocking the data into the memory in response to the variable rate memory clock.

Inventors

  • 👤 Bobby L. Watson
  • 👤 Ian Aeby

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 20:37
CPC Classifications
H; H04; H04B; H04B1/00; H04B1/66

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 280 words
An adaptive digital data compression device for compressing an analog data input signal having variable frequency content, comprising: (a) an analog-to-digital converter for converting the analog signal to a stream of first digital data words at a constant sampling rate; (b) a plurality of digital filters each for detecting the frequency content of the stream of first digital data words over respective frequency regions; (c) a plurality of means, each connected to one of said digital filter, for generating an enabling pulse in response to detecting a preset number of the first digital data words in a respective frequency region; (d) means for generating a plurality of clock signals each having a rate corresponding to one of the frequency regions; (e) gating means for selecting one of the clock signals corresponding to a higher frequency region in response to the corresponding enabling pulse to produce a variable rate clock; (f) means for generating second digital data words having information of a change in the rate of the variable rate clock; (g) means for generating third digital data words having information of the real time from the change in rate of the variable rate clock; (h) a first in, first out buffer memory; (i) a mass memory; (j) means for clocking the first digital data words into said buffer memory at the rate of the variable rate clock and for clocking the second digital words and the third digital data words into said buffer memory; and (k) means for clocking the first digital data words, the second digital data words and the third digital data words out of said buffer memory and into said mass memory at the constant sampling rate.
Claim 2
Dependent Claim 280 words
An adaptive digital data compression device for compressing an analog data input signal having variable frequency content, comprising: (a) an analog-to-digital converter for converting the analog signal to a stream of first digital data words at a constant sampling rate; (b) a plurality of digital filters each for detecting the frequency content of the stream of first digital data words over respective frequency regions; (c) a plurality of means, each connected to one of said digital filter, for generating an enabling pulse in response to detecting a preset number of the first digital data words in a respective frequency region; (d) means for generating a plurality of clock signals each having a rate corresponding to one of the frequency regions; (e) gating means for selecting one of the clock signals corresponding to a higher frequency region in response to the corresponding enabling pulse to produce a variable rate clock; (f) means for generating second digital data words having information of a change in the rate of the variable rate clock; (g) means for generating third digital data words having information of the real time from the change in rate of the variable rate clock; (h) a first in, first out buffer memory; (i) a mass memory; (j) means for clocking the first digital data words into said buffer memory at the rate of the variable rate clock and for clocking the second digital words and the third digital data words into said buffer memory; and (k) means for clocking the first digital data words, the second digital data words and the third digital data words out of said buffer memory and into said mass memory at the constant sampling rate.
Claim 3
Dependent Claim 92 words
An adaptive digital data compression device according to claim 1 wherein said plurality of means for generating an enabling pulse each comprises: (a) a comparator having a preset amplitude threshold for comparing the power of the frequency content of the first digital data words to the amplitude threshold; and (b) an up/down counter, connected to said comparator, for counting up a predetermined number of first digital data words exceeding the amplitude threshold before the enabling pulse is generated, and for counting down a predetermined number before the enabling pulse is not generated.

References Cited (Backward Citations)

US2920143A Cited
US3006991A Cited
US3215773A Cited
US3299204A Cited
US3383461A Cited
US4142071A Cited
US4216354A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-11-15 1986-05-17 1986-11-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-11-15 1990-05-17 1990-11-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-11-15 1994-05-17 1994-11-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag