US4357546A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated frequency divider circuit
Assignee: US Philips Corp
•
Filing: 1980-11-18
•
Granted: 1982-11-02
•
Expires: 2000-11-18
Abstract
Abstract A frequency divider circuit realized by means of two piled bistable transistor pairs, the signal, whose frequency is to be divided, being applied in phase to the emitters of the lower transistor pair and in phase opposition to the auxiliary emitters of the upper transistor pair.
Inventors
- 👤 George A. Govaert
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 16:07
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/288
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
184 words
A frequency divider circuit comprising a first and a second transistor pair, the base of the one transistor of each transistor pair being coupled to the collector of the other transistor and the collector of the one transistor being coupled to the base of the other transistor and the transistors of the second transistor pair each being provided with an emitter and an auxiliary emitter, characterized in that the collector of the one transistor of the first transistor pair is coupled to the emitter of the one transistor of the second transistor pair via a first resistor, that the collector of the other transistor of the first transistor pair is coupled to the emitter of the other transistor of the second transistor pair via a second resistor, that between the collectors of the second transistor pair and a first point of fixed potential impedances are included, which impedances suitably include a third and a fourth resistor respectively, and that the auxiliary emitters of the second transistor pair are connected to a first input for applying a first signal whose frequency is to be divided.
Claim 2
Dependent Claim
184 words
A frequency divider circuit comprising a first and a second transistor pair, the base of the one transistor of each transistor pair being coupled to the collector of the other transistor and the collector of the one transistor being coupled to the base of the other transistor and the transistors of the second transistor pair each being provided with an emitter and an auxiliary emitter, characterized in that the collector of the one transistor of the first transistor pair is coupled to the emitter of the one transistor of the second transistor pair via a first resistor, that the collector of the other transistor of the first transistor pair is coupled to the emitter of the other transistor of the second transistor pair via a second resistor, that between the collectors of the second transistor pair and a first point of fixed potential impedances are included, which impedances suitably include a third and a fourth resistor respectively, and that the auxiliary emitters of the second transistor pair are connected to a first input for applying a first signal whose frequency is to be divided.
Claim 3
Dependent Claim
50 words
A frequency divider circuit as claimed in claim 1, characterized in that the first and the second resistor are of equal or substantially equal value and the value of the third and the fourth resistor is approximately 21/2 times as small as that of the first or the second resistor.
Claim 4
Dependent Claim
47 words
A frequency divider circuit as claimed in claim 1 or 2, characterized in that the emitters of the first transistor pair are connected to a second input for applying a second signal, which is suitably the inverse of the first signal whose frequency is to be divided.
Claim 5
Dependent Claim
76 words
A frequency divider circuit as claimed in claim 3, characterized in that a first current source is included in a common-emitter line of the first transistor pair and a driver transistor is added to the circuit, whose collector is coupled to the first input, whose emitter is coupled to the second input and whose base is coupled to a third input, for applying a third signal, from which the first and the second signal are derived.
Claim 6
Dependent Claim
97 words
A frequency divider circuit as claimed in claim 1, characterized in that a third and a fourth transistor pair are arranged and interconnected similarly to the first and the second transistor pair, the collector of the one transistor of the second transistor pair being coupled to the emitters of the third transistor pair via the emitter-collector path of a transistor in common-base configuration and the collector of the other transistor of the second transistor pair being coupled to the auxiliary emitters of the fourth transistor pair via the emitter-collector path of a further transistor in common-base configuration.
Claim 7
Dependent Claim
60 words
A frequency divider circuit as claimed in claim 4, characterized in that between each of the auxiliary emitters of the second transistor pair and a point of fixed potential there is included a second current source, which supplies a current whose value is approximately 100 times as small as the value of the current suppled by the first current source.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-11-01 | 1986-05-03 | 1986-11-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-11-01 | 1990-05-03 | 1990-11-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-11-01 | 1994-05-03 | 1994-11-02 | $7700.00 | Window Closed / Lapsed |