Patent US3414639A successfully refreshed from Google Patents.
US4348658A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Analog-to-digital converter using half range technique
Assignee: Motorola Solutions Inc
•
Filing: 1980-05-09
•
Granted: 1982-09-07
•
Expires: 2000-05-09
Abstract
Abstract In a successive-approximation charge-redistribution analog-to-digital converter which includes a binary weighted capacitive ladder network, an unknown analog input voltage is sampled only on the largest capacitor representing half the capacitance. The conversion phase proceeds utilizing all the capacitance and only half the reference voltage. This not only reduces circuit complexity, but also reduces problems associated with disruption of the charge stored on the capacitor.
Inventors
- 👤 Ernest A. Carter
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 15:32
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/34; H03M1/38; H03M1/42
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
153 words
A successive-approximation charge-redistribution analog-to-digital converter comprising: comparator means for producing an output in response to an input thereto exceeding a predetermined threshold voltage; a plurality of binary weighted capacitors, each having a first terminal coupled in common to the input of the comparator means, and a second terminal; voltage reference means for producing first and second predetermined reference voltages; sample means for sampling, during a sample phase, an unknown analog input voltage onto the largest of the capacitors, and for simultaneously coupling the second terminals of each of the other capacitors to the first reference voltage while shorting the comparator means; and successive approximation means for successively coupling, during a conversion phase, the second terminals of the capacitors, from the largest to the smallest, to the second reference voltage, and, in response to each such coupling which produces said output from the comparator means, recoupling such second terminal to the first reference voltage.
Claim 2
Dependent Claim
153 words
A successive-approximation charge-redistribution analog-to-digital converter comprising: comparator means for producing an output in response to an input thereto exceeding a predetermined threshold voltage; a plurality of binary weighted capacitors, each having a first terminal coupled in common to the input of the comparator means, and a second terminal; voltage reference means for producing first and second predetermined reference voltages; sample means for sampling, during a sample phase, an unknown analog input voltage onto the largest of the capacitors, and for simultaneously coupling the second terminals of each of the other capacitors to the first reference voltage while shorting the comparator means; and successive approximation means for successively coupling, during a conversion phase, the second terminals of the capacitors, from the largest to the smallest, to the second reference voltage, and, in response to each such coupling which produces said output from the comparator means, recoupling such second terminal to the first reference voltage.
Claim 3
Dependent Claim
41 words
An analog-to-digital converter according to claim 1 wherein said plurality of binary weighted capacitors is included in a capacitive ladder network having a total capacitance substantially equal to twice the capacitance of the largest of said plurality of binary weighted capacitors.
Claim 4
Dependent Claim
67 words
An analog-to-digital converter according to claim 2 wherein the sampling means comprises: a first field-effect-transistor having its current conducting path coupled between said analog input voltage and a second terminal of said largest of said capacitors and having its gate electrode coupled to a sample control signal; and first switching means for coupling the second terminal of each of the remaining capacitors to the first reference voltage.
Claim 5
Dependent Claim
27 words
An analog-to-digital converter according by claim 3 further including a voltage boost circuit coupled between said sample control signal and the gate electrode of said first field-effect-transistor.
Claim 6
Dependent Claim
61 words
An analog-to-digital converter according to claim 4 wherein said first switching means includes a first plurality of field-effect-transistors, each having its current conducting path coupled between the first reference voltage and one of the second terminals and having its gate electrode coupled to a source of a control signal for turning each of said first plurality of transistors on and off.
Claim 7
Dependent Claim
32 words
An analog-to-digital converter according to claim 3 wherein the successive approximation means comprises: second switching means for sequentially coupling the second reference voltage to the second terminals of each of the capacitors.
Claim 8
Dependent Claim
54 words
An analog-to-digital converter according to claim 6 wherein said voltage reference means includes a voltage divider comprised of first and second resistors of substantially equal resistance coupled in series between the first reference voltage and a third predetermined reference voltage which is substantially twice the second reference voltage relative to the first reference voltage.
References Cited (Backward Citations)
US3056085A
Cited
US3653030A
Cited
US4028694A
Cited
US4129863A
Cited
US4200863A
Cited
US4195282A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-09-06 | 1986-03-08 | 1986-09-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-09-06 | 1990-03-08 | 1990-09-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-09-06 | 1994-03-08 | 1994-09-07 | $7700.00 | Window Closed / Lapsed |