Patent US2777531A successfully refreshed from Google Patents.
US4339818A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital multiplexer with increased channel capacity
Assignee: Broadcom Inc
•
Filing: 1980-04-30
•
Granted: 1982-07-13
•
Expires: 2000-04-30
Abstract
Abstract A digital multiplexer accommodates a large number of voice channels per digital channel through use of an improved statistical coding technique. Analog information on the voice channels is encoded into multibit digital words by PCM encoders and the bit position at the output of each PCM encoder is staggered such that a predetermined bit in each word is presented at different times to encoder outputs. The multibit digital words are converted to multibit digital code words and the code words are in turn converted into a PAM signal for transmission over a communications highway. Bit staggering advantageously allows the use of a minimum number of PAM signal levels in comparison to prior art techniques. An executive conferencing arrangement is also provided wherein PCM encoder outputs from a plurality of communications channels are multiplied by predetermined analog voltages, the analog voltages are summed from each channel and the sum is subtracted from a fixed analog voltage whose value is dependent on the number of communications channels. The difference signal is utilized to set up a conferencing arrangement wherein each communications channel carrying analog information is connected to each communications channel not carrying analog information.
Inventors
- 👤 Elliot L. Gruenberg
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 05:20
CPC Classifications
H; H04; H04Q; H04Q11/00; H04Q11/04; H04J; H04J3/00; H04J3/16; H04J3/1682; H04J3/1688; H04J7/00; H04M; H04M3/00; H04M3/42; H04M3/56; H04M3/561; H04M3/568
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
130 words
A digital communications system comprising a plurality of input channels for carrying analog information, means associated with each input channel for serially encoding the analog information into a sequencE of multibit binary words, timing means, controlling each of the encoding means, for ordering the bit position of each multibit binary word such that a predetermined bit in each word is presented at different times to outputs of each of the encoding means, means for converting the multibit binary words from each of the encoding means into multibit digital code words, means for multiplying each bit of each code word with a different analog voltage denoting channel identity, means for summing the different analog voltages and means for transmitting the summed analog voltages over a communications highway to a remote location.
Claim 2
Dependent Claim
130 words
A digital communications system comprising a plurality of input channels for carrying analog information, means associated with each input channel for serially encoding the analog information into a sequencE of multibit binary words, timing means, controlling each of the encoding means, for ordering the bit position of each multibit binary word such that a predetermined bit in each word is presented at different times to outputs of each of the encoding means, means for converting the multibit binary words from each of the encoding means into multibit digital code words, means for multiplying each bit of each code word with a different analog voltage denoting channel identity, means for summing the different analog voltages and means for transmitting the summed analog voltages over a communications highway to a remote location.
Claim 3
Dependent Claim
91 words
A digital communications system in accordance with claim 1, wherein the multiplying means further includes means for multiplying the bits from a first half of the code words with generally positive going analog voltages and the bits from a second half of code words with generally negative going analog voltages, means for extracting a leading half of the positive going analog voltages and a lagging half of the negative going analog voltages and means for combining the leading and lagging halves of the analog voltages for transmission over the communications highway.
Claim 4
Dependent Claim
68 words
A digital communications system in accordance with claim 1, further comprising at said remote location, means for sequentially decoding said summed analog voltages into parallel multibit binary codes, each bit in said parallel binary code being associated with one of said plurality of input channels, means for converting said binary code bits into analog information and means for applying said analog information to a plurality of output channels.
Claim 5
Dependent Claim
64 words
A digital communications system in accordance with claim 3 wherein said timing means includes means for generating a synchronization signal, means for applying said synchronization signal to a plurality of delay means, each of said delay means further applying said synchronization signal to each of said encoding means delayed by a predetermined interval and each of said delay means providing different amounts of delay.
Claim 6
Dependent Claim
63 words
A digital communications system in accordance with claim 1, wherein there is further included means for detecting the presence of logical "1" binary bits in said binary words, means responsive to the presence of more than one logical "1" in a binary word for generating a second digital code word and means for applying said second digital code word to said multiplying means.
Claim 7
Dependent Claim
36 words
A digital communications system in accordance with claim 5 wherein said generating means includes a addressable memory means for storing said second digital code words, said addressable memory means being addressed by said digital code words.
Claim 8
Dependent Claim
131 words
A digital communications system comprising a plurality of communication channels for carrying analog information, means associated with each communications channel for serially encoding the analog information into a sequence of multibit binary words, means for multiplying the binary word bits from each channel with a predetermined analog voltage, the predetermined analog voltage being different for each channel, means for summing the analog voltages from each channel, means for subtracting the summed voltage from a fixed voltage whose value is dependent on the number of input channels, means responsive to the difference between the fixed voltage and the summed voltage for generating a multibit code word means responsive to each bit in the multibit code word for connecting each communications channel carrying analog information to each communications channel not carrying analog information.
Claim 9
Dependent Claim
131 words
A digital communications system comprising a plurality of communication channels for carrying analog information, means associated with each communications channel for serially encoding the analog information into a sequence of multibit binary words, means for multiplying the binary word bits from each channel with a predetermined analog voltage, the predetermined analog voltage being different for each channel, means for summing the analog voltages from each channel, means for subtracting the summed voltage from a fixed voltage whose value is dependent on the number of input channels, means responsive to the difference between the fixed voltage and the summed voltage for generating a multibit code word means responsive to each bit in the multibit code word for connecting each communications channel carrying analog information to each communications channel not carrying analog information.
Claim 10
Dependent Claim
30 words
A digital communications system in accordance with claim 7 further including means responsive to the absence of analog information on any of the communications channels for disabling the connecting means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-07-12 | 1986-01-11 | 1986-07-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-07-12 | 1990-01-11 | 1990-07-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-07-12 | 1994-01-11 | 1994-07-13 | $7700.00 | Window Closed / Lapsed |