← Back to Patent Explorer
US4339728A Expired / Lapsed US ⏱️ 0.0 years remaining

Radio receiver signal amplifier and AGC circuit

Assignee: National Semiconductor Corp
•
Filing: 1980-02-11
•
Granted: 1982-07-13
•
Expires: 2000-02-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit is employed to provide a high gain signal amplifier having an automatic gain control function and an output suitable for driving signal detection circuitry in a radio receiver. The circuit operates at the receiver intermediate frequency. A gain controlled cascode amplifier drives one input of a high gain differential amplifier. The other input is returned to a reference potential. A pair of current mirrors are coupled into the differential amplifier to provide a pair of single ended outputs. One output drives a peak rectifying diode to operate the automatic gain control and the other output drives a signal detection circuit. The current mirrors are ratioed so that the automatic gain control threshold is a predetermined fixed multiple of the signal threshold.

Inventors

  • 👤 Dennis M. Monticelli

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 10:00
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/3052

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 159 words
A combined signal amplifier and automatic gain control (AGC) circuit for use in a radio receiver responsive to a modulated carrier signal to produce a signal output characteristic of the modulation on said carrier signal, said receiver having an AGC with a threshold higher than the threshold of response to said carrier signal, said circuit comprising: a differential amplifier having a first input coupled to a source capable of supplying said modulated carrier signal within said receiver, a second input coupled to a source of reference potential, and first and second differential outputs; a first current mirror load coupled to said first differential output and having a single ended output coupled to an AGC detector; a second current mirror load coupled to said second differential output and having a single ended output coupled to a signal detector; and means within said first and second current mirror loads for ratioing the thresholds of said AGC detector and said signal detector.
Claim 2
Dependent Claim 159 words
A combined signal amplifier and automatic gain control (AGC) circuit for use in a radio receiver responsive to a modulated carrier signal to produce a signal output characteristic of the modulation on said carrier signal, said receiver having an AGC with a threshold higher than the threshold of response to said carrier signal, said circuit comprising: a differential amplifier having a first input coupled to a source capable of supplying said modulated carrier signal within said receiver, a second input coupled to a source of reference potential, and first and second differential outputs; a first current mirror load coupled to said first differential output and having a single ended output coupled to an AGC detector; a second current mirror load coupled to said second differential output and having a single ended output coupled to a signal detector; and means within said first and second current mirror loads for ratioing the thresholds of said AGC detector and said signal detector.
Claim 3
Dependent Claim 33 words
The circuit of claim 1 wherein said first current mirror is configured to produce a reduced output to said AGC detector whereby said signal detector has a lower threshold than said AGC detector.
Claim 4
Dependent Claim 16 words
The circuit of claim 2 wherein said first input is driven from a tuned amplifier stage.
Claim 5
Dependent Claim 21 words
The circuit of claim 3 wherein said first current mirror is coupled to a detector that biases said tuned amplifier stage.
Claim 6
Dependent Claim 153 words
A differential amplifier comprising: first and second supply rails connectible to a source of operating voltage; first and second transistors having emitter electrodes coupled together and returned through current supply means to said second supply rail, collector electrodes returned through first and second plural output load means to said first supply rail, and base electrodes; first and second emitter followers having emitters coupled respectively to said bases of said first and second transistors, collectors returned to said first supply rail and bases comprising differential input terminals for said amplifier; first current mirror means coupled to said plural output load devices to provide a first single ended output from said amplifiers; second current mirror means coupled to said plural output load devices to provide a second single ended output from said amplifier; and means for providing different threshold values for said first and second single ended outputs in response to a single input signal.
Claim 7
Dependent Claim 153 words
A differential amplifier comprising: first and second supply rails connectible to a source of operating voltage; first and second transistors having emitter electrodes coupled together and returned through current supply means to said second supply rail, collector electrodes returned through first and second plural output load means to said first supply rail, and base electrodes; first and second emitter followers having emitters coupled respectively to said bases of said first and second transistors, collectors returned to said first supply rail and bases comprising differential input terminals for said amplifier; first current mirror means coupled to said plural output load devices to provide a first single ended output from said amplifiers; second current mirror means coupled to said plural output load devices to provide a second single ended output from said amplifier; and means for providing different threshold values for said first and second single ended outputs in response to a single input signal.
Claim 8
Dependent Claim 34 words
The amplifier of claim 5 wherein said single input signal is coupled to said base of said first emitter follower and said base of said second emitter follower is returned to a reference potential.
Claim 9
Dependent Claim 26 words
The amplifier of claim 6 wherein said means for providing different threshold values comprise ratioing at least one of said first and second current mirror means.
Claim 10
Dependent Claim 14 words
The amplifier of claim 7 wherein emitter followers employ transistors having ratioed emitter areas.
Claim 11
Dependent Claim 30 words
The amplifier of claim 8 wherein both of said first and second current mirror means are ratioed with said ratioing operating in opposite directions thereby producing different output threshold values.

References Cited (Backward Citations)

US4143331A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-07-12 1986-01-11 1986-07-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-07-12 1990-01-11 1990-07-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-07-12 1994-01-11 1994-07-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag