Trigger circuit
Abstract
Abstract A trigger circuit comprises first, second and third transistors whose emitters are connected in common to a constant current source, a current mirror having input and output terminals connected respectively to the collectors of the second and third transistors, a diode connected between the collector of the first transistor and the input terminal of the current mirror, and a switching transistor whose base and collector are connected respectively to the output terminal of the current mirror and the collector of the first transistor. The bases of the first and second transistors are connected in common to a first input terminal, while the base of the third transistor is connected to a second input terminal. A trigger signal is applied between the first and second input terminals. The diode and switching transistor are on and off respectively in one of two stable states of the trigger circuit, and are off and on respectively in the other. The threshold voltage levels of the circuit depend on the mirror ratio of the current mirror and the geometric dimensions of the first, second and third transistors.
Inventors
- 👤 Masaru Hashimoto
Bibliographic Details
Claims Analysis
Total Claims: 5References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-07-12 | 1986-01-11 | 1986-07-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-07-12 | 1990-01-11 | 1990-07-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-07-12 | 1994-01-11 | 1994-07-13 | $7700.00 | Window Closed / Lapsed |