US4338678A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory device
Assignee: NEC Corp
•
Filing: 1980-05-08
•
Granted: 1982-07-06
•
Expires: 2000-05-08
Abstract
Abstract A memory device operable at high speed is disclosed. The device comprises selection means coupled to word lines for selecting one of them detection means for detecting a signal appearing in the selected word line, and word line drive means responsive to an output of the detection means for supplying the selected word line with a voltage capable introducing a selection level in it independent on the selection means.
Inventors
- 👤 Yasuo Akatsuka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:25
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/06; G11C5/063; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/412; G11C11/413; G11C11/417; G11C11/418; G11C8/00; G11C8/08
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
309 words
A memory device comprising: a plurality of word lines having a predetermined length; a plurality of digit lines; a plurality of memory cells coupled to the word lines and the digit lines, each of said memory cells being responsive to a selection level on an associated one of said word lines to put said associated one of said word lines in such a state that data is transferred between it and an associated one of said digit lines; means for receiving a plurality of address signals; a word decoder circuit having a plurality of decode outputs not more in number than the number of said word lines, said word decoder circuit selectively enabling one of said decode outputs in response to the address signals; a plurality of word driver circuits each coupled to a first end of an associated word line and to an associated decode output, each said driver circuit supplying said first end of an associated one of said word lines with a selection signal in response to an enabled decoder output; a plurality of word level detection circuits each coupled to a second end of an associated one of said word lines opposite said first end, said word level detection circuits detecting level changes towards said selection level at said second ends of said word lines caused by associated word driver circuits; and a plurality of auxiliary word driver circuits each coupled to said second end of associated ones of said word lines and to an associated word level detection circuit, each said auxiliary word drive circuit providing said second end of its associated word line with a signal having the same polarity as said selection signal when the associated word level detection circuit detects said level change, whereby a time period required to set an entire selected word line at a selection level is reduced.
Claim 2
Dependent Claim
309 words
A memory device comprising: a plurality of word lines having a predetermined length; a plurality of digit lines; a plurality of memory cells coupled to the word lines and the digit lines, each of said memory cells being responsive to a selection level on an associated one of said word lines to put said associated one of said word lines in such a state that data is transferred between it and an associated one of said digit lines; means for receiving a plurality of address signals; a word decoder circuit having a plurality of decode outputs not more in number than the number of said word lines, said word decoder circuit selectively enabling one of said decode outputs in response to the address signals; a plurality of word driver circuits each coupled to a first end of an associated word line and to an associated decode output, each said driver circuit supplying said first end of an associated one of said word lines with a selection signal in response to an enabled decoder output; a plurality of word level detection circuits each coupled to a second end of an associated one of said word lines opposite said first end, said word level detection circuits detecting level changes towards said selection level at said second ends of said word lines caused by associated word driver circuits; and a plurality of auxiliary word driver circuits each coupled to said second end of associated ones of said word lines and to an associated word level detection circuit, each said auxiliary word drive circuit providing said second end of its associated word line with a signal having the same polarity as said selection signal when the associated word level detection circuit detects said level change, whereby a time period required to set an entire selected word line at a selection level is reduced.
Claim 3
Dependent Claim
17 words
The memory device according to claim 1, in which said word lines are made of polycrystalline silicon.
Claim 4
Dependent Claim
34 words
The memory device according to claim 1, in which each of said word level detection means includes an inverter circuit having an input terminal coupled to the second end of the associated word line.
Claim 5
Dependent Claim
47 words
The memory device according to claim 1, in which each of said memory cells includes a flip-flop circuit and a transfer gate coupled between an output terminal of said flip-flop circuit and the associated digit line and having a control terminal coupled to the associated word line.
Claim 6
Dependent Claim
201 words
A memory device comprising: a plurality of word lines, each of said word lines having capacitance and resistance distributed along its longitudinal direction; a plurality of digit lines intersecting with said word lines; a plurality of memory cells disposed at intersections of said word lines and said digit lines; a plurality of first word drive means each coupled to a first portion of an associated one of said word lines for operatively applying an energization potential to said first portion of said associated one of said word lines; means responsive to address signals for selectively enabling one of said first word drive means; a plurality of detection means each coupled to an associated one of said word lines for detecting level changes caused by application of said energization potential to said first portion of its associated word line; and a plurality of second word drive means each coupled to a second different portion of an associated one of said word lines and to an associated one of said detection means, said second word drive means operatively applying the energization potential to said second portion of said associated one of said word lines when the associated detection means detects said level change.
Claim 7
Dependent Claim
201 words
A memory device comprising: a plurality of word lines, each of said word lines having capacitance and resistance distributed along its longitudinal direction; a plurality of digit lines intersecting with said word lines; a plurality of memory cells disposed at intersections of said word lines and said digit lines; a plurality of first word drive means each coupled to a first portion of an associated one of said word lines for operatively applying an energization potential to said first portion of said associated one of said word lines; means responsive to address signals for selectively enabling one of said first word drive means; a plurality of detection means each coupled to an associated one of said word lines for detecting level changes caused by application of said energization potential to said first portion of its associated word line; and a plurality of second word drive means each coupled to a second different portion of an associated one of said word lines and to an associated one of said detection means, said second word drive means operatively applying the energization potential to said second portion of said associated one of said word lines when the associated detection means detects said level change.
Claim 8
Dependent Claim
17 words
The memory device according to claim 5, in which said word lines are made of polycrystalline silicon.
Claim 9
Dependent Claim
28 words
The memory device according to claim 5, in which each of said detection means includes an inverter circuit having an input terminal coupled to the associated word line.
Claim 10
Dependent Claim
45 words
The memory device according to claim 7, in which said second word drive means includes switch means coupled between a source of the energization potential and said associated one of said word lines and having a control terminal coupled to an output of said inverter.
Claim 11
Dependent Claim
227 words
A memory device comprising: at least one word line having a relatively slow propagation velocity in its longitudinal direction; a plurality of digit lines intersecting with said word lines; a plurality of memory cells disposed at intersections of said word line and said digit lines; a word drive circuit coupled to a first end of said word lines for operatively applying an energization potential to said first end of said word line thereby to transfer data between said memory cells and said digit lines; a first voltage terminal; a second voltage terminal; a first field effect transistor of a first channel type having a gate coupled to a second end of said word line opposite said first end and a source coupled to said first voltage terminal; a second field effect transistor of a second channel type opposite said first channel type having a gate coupled to said second end of said word line, a drain coupled to said second voltage terminal and a source connected to a drain of said first field effect transistor; a third field effect transistor of said second channel type having a gate coupled to said drain of said first field effect transistor and a source coupled to said second end of said word line; and supply means for supplying a drain of said third field effect transistor with said energization potential.
Claim 12
Dependent Claim
227 words
A memory device comprising: at least one word line having a relatively slow propagation velocity in its longitudinal direction; a plurality of digit lines intersecting with said word lines; a plurality of memory cells disposed at intersections of said word line and said digit lines; a word drive circuit coupled to a first end of said word lines for operatively applying an energization potential to said first end of said word line thereby to transfer data between said memory cells and said digit lines; a first voltage terminal; a second voltage terminal; a first field effect transistor of a first channel type having a gate coupled to a second end of said word line opposite said first end and a source coupled to said first voltage terminal; a second field effect transistor of a second channel type opposite said first channel type having a gate coupled to said second end of said word line, a drain coupled to said second voltage terminal and a source connected to a drain of said first field effect transistor; a third field effect transistor of said second channel type having a gate coupled to said drain of said first field effect transistor and a source coupled to said second end of said word line; and supply means for supplying a drain of said third field effect transistor with said energization potential.
Claim 13
Dependent Claim
56 words
The memory device according to claim 9, further comprising: a fourth field effect transistor of said first channel type having a drain coupled to said second end of said word line and a source coupled to said first voltage terminal; and means for supplying a gate of said fourth field effect transistor with a control signal.
Claim 14
Dependent Claim
61 words
The memory device according to claim 10, in which said supply means includes a fifth field effect transistor of said second channel type having a drain coupled to said second voltage terminal and a source coupled to said source of said third field effect transistor, and means for supplying a gate of said fifth field effect transistor with a control signal.
Claim 15
Dependent Claim
200 words
A memory device comprising: a plurality of word lines each having a predetermined propagation velocity in its longitudinal direction; a plurality of digit lines intersecting said word lines; a plurality of memory cells disposed at intersections of said word lines and said digit lines; means for receiving address signals; a plurality of first word driver circuits each coupled to a first end of an associated word line, each of said first word driver circuits selectively applying an energization potential to said first end of its associated word line in response to address signals; a plurality of second word driver circuits each coupled to a second end of an associated one of said word lines opposite said first end, each of said second word driver circuits operatively applying said energization potential to said second end of said associated one of said word lines; and a plurality of control means each coupled to an associated one of said second word driver circuits, each of said control means enabling its associated second word driver circuit to apply said energization signal when an associated one of said first word driver circuits applies said energization signal to said first end of the same word line.
Claim 16
Dependent Claim
200 words
A memory device comprising: a plurality of word lines each having a predetermined propagation velocity in its longitudinal direction; a plurality of digit lines intersecting said word lines; a plurality of memory cells disposed at intersections of said word lines and said digit lines; means for receiving address signals; a plurality of first word driver circuits each coupled to a first end of an associated word line, each of said first word driver circuits selectively applying an energization potential to said first end of its associated word line in response to address signals; a plurality of second word driver circuits each coupled to a second end of an associated one of said word lines opposite said first end, each of said second word driver circuits operatively applying said energization potential to said second end of said associated one of said word lines; and a plurality of control means each coupled to an associated one of said second word driver circuits, each of said control means enabling its associated second word driver circuit to apply said energization signal when an associated one of said first word driver circuits applies said energization signal to said first end of the same word line.
Claim 17
Dependent Claim
156 words
A semiconductor device comprising: at least one signal line made of polycrystalline silicon, said signal line having capacitance and resistance distributed along its longitudinal direction; a plurality of load means each coupled to a different portion of said signal line; first means for operatively applying an energization potential to a first portion of said signal line; second means coupled to a second portion of said signal line for detecting a level change towards to said energization potential on said second portion, said second portion being relatively far from said first portion; and second means coupled to said detection means for operatively applying a potential having the same polarity as that of said energization potential to a third portion of said signal line when said detection means detects said level change, said third portion being relatively far from said first portion, whereby a time period required to drive said signal line towards said energization potential is reduced.
Claim 18
Dependent Claim
156 words
A semiconductor device comprising: at least one signal line made of polycrystalline silicon, said signal line having capacitance and resistance distributed along its longitudinal direction; a plurality of load means each coupled to a different portion of said signal line; first means for operatively applying an energization potential to a first portion of said signal line; second means coupled to a second portion of said signal line for detecting a level change towards to said energization potential on said second portion, said second portion being relatively far from said first portion; and second means coupled to said detection means for operatively applying a potential having the same polarity as that of said energization potential to a third portion of said signal line when said detection means detects said level change, said third portion being relatively far from said first portion, whereby a time period required to drive said signal line towards said energization potential is reduced.
Claim 19
Dependent Claim
181 words
A semiconductor device comprising: at least one signal line made of polycrystalline silicon and having a predetermined propagation velocity in its longitudinal direction; first means coupled to a first portion of said signal line for operatively applying an energization potential to said first portion; a first voltage terminal; a second voltage terminal; a first field effect transistor of a first channel type having a gate coupled to a second portion of said signal line remote from said first portion and a source coupled to said first voltage terminal; a second field effect transistor of a second channel type opposite said first channel type having a gate coupled to said second portion of said signal line, a drain coupled to said second voltage terminal and a source coupled to a drain of said first transistor; a third field effect transistor of said second channel type having a gate coupled to said drain of said first transistor and a source coupled to said second portion of said signal line; and means for supplying a drain of said third transistor with said energization potential.
Claim 20
Dependent Claim
181 words
A semiconductor device comprising: at least one signal line made of polycrystalline silicon and having a predetermined propagation velocity in its longitudinal direction; first means coupled to a first portion of said signal line for operatively applying an energization potential to said first portion; a first voltage terminal; a second voltage terminal; a first field effect transistor of a first channel type having a gate coupled to a second portion of said signal line remote from said first portion and a source coupled to said first voltage terminal; a second field effect transistor of a second channel type opposite said first channel type having a gate coupled to said second portion of said signal line, a drain coupled to said second voltage terminal and a source coupled to a drain of said first transistor; a third field effect transistor of said second channel type having a gate coupled to said drain of said first transistor and a source coupled to said second portion of said signal line; and means for supplying a drain of said third transistor with said energization potential.
Claim 21
Dependent Claim
53 words
The device according to claim 14, further comprising: a fourth field effect transistor of said first channel type having a drain coupled to said second portion of said signal line and a source coupled to said first voltage terminal; and means for supplying a gate of said fourth transistor with a control signal.
References Cited (Backward Citations)
US3813650A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-07-05 | 1986-01-04 | 1986-07-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-07-05 | 1990-01-04 | 1990-07-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-07-05 | 1994-01-04 | 1994-07-06 | $7700.00 | Window Closed / Lapsed |