US4338532A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated delay circuits
Assignee: International Business Machines Corp
•
Filing: 1979-11-30
•
Granted: 1982-07-06
•
Expires: 1999-11-30
Abstract
Abstract An integrated delay circuit has been provided which comprises a bipolar transistor and more particularly a PNP transistor having a diffusion capacitor of a given storage capacity as a time delay element and means including a switching device coupled to the junction capacitor for controlling current flow through the transistor. The switching device, which is preferably a Schottky diode, includes a capacitor having a charge storage capacity less than, and preferably substantially less than, that of the transistor. In the closed condition of the switching device a constant or steady current is sustained through the transistor and in the opened condition of the switching device the current through the transistor decreases exponentially. By coupling the output current from the transistor to a current level detector or comparator controlled delay times of substantial duration are produced in bipolar circuit technology.
Inventors
- 👤 Russell J. Houghton
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 17:34
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
153 words
A delay circuit comprising a bipolar transistor including first and second electrodes and a base region having a given charge storage capacity, said first electrode being connected to a first point of fixed potential, means for supplying current through said transistor to charge said base region, means including a switching device coupled to said base region for controlling the current flow through said transistor, and means having an input connected to said second electrode and to a second point of substantially fixed potential responsive to a predetermined magnitude of said current, said switching device having a charge storage capacity substantially less than that of the base region of said transistor, a closed condition for sustaining said current in said transistor in a steady state and an open condition for interrupting current flow in said transistor, whereby the current flow through said transistor decreases exponentially when said switching device is in the open condition.
Claim 2
Dependent Claim
153 words
A delay circuit comprising a bipolar transistor including first and second electrodes and a base region having a given charge storage capacity, said first electrode being connected to a first point of fixed potential, means for supplying current through said transistor to charge said base region, means including a switching device coupled to said base region for controlling the current flow through said transistor, and means having an input connected to said second electrode and to a second point of substantially fixed potential responsive to a predetermined magnitude of said current, said switching device having a charge storage capacity substantially less than that of the base region of said transistor, a closed condition for sustaining said current in said transistor in a steady state and an open condition for interrupting current flow in said transistor, whereby the current flow through said transistor decreases exponentially when said switching device is in the open condition.
Claim 3
Dependent Claim
17 words
A delay circuit as set forth in claim 1 wherein said bipolar transistor is a PNP transistor.
Claim 4
Dependent Claim
18 words
A delay circuit as set forth in claim 2 wherein said bipolar transistor is a lateral PNP transistor.
Claim 5
Dependent Claim
107 words
A delay circuit comprising a bipolar transistor including a base region having a given charge storage capacity, means including a switching device coupled to said base region for controlling current flow through said transistor, and means responsive to a predetermined magnitude of said current, said switching device including a Schottky barrier diode and having a charge storage capacity less than that of said transistor, a closed condition for sustaining said current in said transistor in a steady state and an open condition for interrupting current flow in said transistor, whereby the current flow through said transistor decreases exponentially when said switching device is in the open condition.
Claim 6
Dependent Claim
107 words
A delay circuit comprising a bipolar transistor including a base region having a given charge storage capacity, means including a switching device coupled to said base region for controlling current flow through said transistor, and means responsive to a predetermined magnitude of said current, said switching device including a Schottky barrier diode and having a charge storage capacity less than that of said transistor, a closed condition for sustaining said current in said transistor in a steady state and an open condition for interrupting current flow in said transistor, whereby the current flow through said transistor decreases exponentially when said switching device is in the open condition.
Claim 7
Dependent Claim
26 words
A delay circuit as set forth in claim 4 wherein said bipolar transistor is a lateral PNP transistor and said switching device includes a Schottky diode.
Claim 8
Dependent Claim
42 words
A delay circuit as set forth in claim 4 wherein said bipolar transistor is a PNP transistor and said means for controlling the current flow includes a voltage source and a second transistor coupled between said voltage source and said switching device.
Claim 9
Dependent Claim
49 words
A delay circuit as set forth in claim 6 wherein said means for controlling the current flow further includes a first Schottky diode connected between the base and collector of said second transistor, said second transistor being a PNP transistor and said switching device being a second Schottky diode.
Claim 10
Dependent Claim
59 words
A delay circuit as set forth in claim 7 wherein said bipolar transistor and said second transistor each have an emitter coupled to said voltage source and the first and second diodes have their cathodes connected to a common point and wherein said means for controlling the current flow further includes a pulse source coupled to said common point.
Claim 11
Dependent Claim
142 words
An integrated delay circuit comprising a bipolar transistor having a diffusion capacitor of a given charge storage capacity, means for supplying current through said transistor, means including a switching device coupled to said diffusion capacitor for controlling the current flow through said transistor, said switching device including a capacitor having a charge storage capacity substantially less than that of said given capacity, a closed condition for sustaining a constant current in said transistor and an open condition for decreasing the current flow in said transistor, a constant voltage source, a comparator having first and second input terminals and an output terminal, said first terminal being disposed at a point of substantially fixed potential and said transistor being coupled between said voltage source and said first input terminal, and a current reference circuit coupled between said voltage source and said second input terminal.
Claim 12
Dependent Claim
142 words
An integrated delay circuit comprising a bipolar transistor having a diffusion capacitor of a given charge storage capacity, means for supplying current through said transistor, means including a switching device coupled to said diffusion capacitor for controlling the current flow through said transistor, said switching device including a capacitor having a charge storage capacity substantially less than that of said given capacity, a closed condition for sustaining a constant current in said transistor and an open condition for decreasing the current flow in said transistor, a constant voltage source, a comparator having first and second input terminals and an output terminal, said first terminal being disposed at a point of substantially fixed potential and said transistor being coupled between said voltage source and said first input terminal, and a current reference circuit coupled between said voltage source and said second input terminal.
Claim 13
Dependent Claim
127 words
An integrated delay circuit comprising a first PNP bipolar transistor having a diffusion capacitor of a given charge storage capacity, means including a switching device coupled to said diffusion capacitor for controlling current flow through said transistor, said switching device including a first Schottky diode and a capacitor having a charge storage capacity substantially less than that of said given capacity, a closed condition for sustaining a constant current in said transistor and an open condition for decreasing the current flow in said transistor, a voltage source, a comparator having first and second input terminals and an output terminal, said transistor being coupled between said voltage source and said first input terminal, and a current reference circuit coupled between said voltage source and said second input terminal.
Claim 14
Dependent Claim
127 words
An integrated delay circuit comprising a first PNP bipolar transistor having a diffusion capacitor of a given charge storage capacity, means including a switching device coupled to said diffusion capacitor for controlling current flow through said transistor, said switching device including a first Schottky diode and a capacitor having a charge storage capacity substantially less than that of said given capacity, a closed condition for sustaining a constant current in said transistor and an open condition for decreasing the current flow in said transistor, a voltage source, a comparator having first and second input terminals and an output terminal, said transistor being coupled between said voltage source and said first input terminal, and a current reference circuit coupled between said voltage source and said second input terminal.
Claim 15
Dependent Claim
30 words
An integrated delay circuit as set forth in claim 10 wherein said current controlling means further includes a second PNP transistor connected between said voltage source and said Schottky diode.
Claim 16
Dependent Claim
32 words
An integrated delay circuit as set forth in claim 11 wherein said current controlling means further includes a second Schottky diode connected between the base and collector of said second PNP transistor.
Claim 17
Dependent Claim
56 words
An integrated delay circuit as set forth in claim 12 wherein said first and second PNP transistor each have an emitter coupled to said voltage source and the first and second diodes have their cathodes connected to a common point and wherein said current controlling means further includes a pulse source coupled to said common point.
Claim 18
Dependent Claim
71 words
An integrated delay circuit as set forth in claim 13 wherein said comparator includes a latch coupled to said output terminal, a differential amplifier coupled to said latch and first and second current amplifiers coupled to said differential amplifier, the input of said first current amplifier being coupled to the collector of said first PNP transistor and the input of said second current amplifier being connected to said current reference circuit.
References Cited (Backward Citations)
US3466469A
Cited
US3641369A
Cited
US3585412A
Cited
US3701119A
Cited
US3877823A
Cited
US4013898A
Cited
US4005451A
Cited
US3991322A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-07-05 | 1986-01-04 | 1986-07-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-07-05 | 1990-01-04 | 1990-07-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-07-05 | 1994-01-04 | 1994-07-06 | $7700.00 | Window Closed / Lapsed |