← Back to Patent Explorer
US4338527A Expired / Lapsed US ⏱️ 0.0 years remaining

Voltage-current conversion circuit

Assignee: Toshiba Corp
•
Filing: 1980-06-11
•
Granted: 1982-07-06
•
Expires: 2000-06-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A voltage-current conversion circuit comprises an input terminal, a conversion terminal, an output terminal, first and second emitter-coupled transistors having their bases respectively connected to the input terminal receiving an input signal and the conversion terminal, a current mirror load circuit connected to collectors of the first and second transistors, a constant current source connected to emitters of the first and second transistors, and an output transistor having its base connected to the collector of the second transistor and its emitter to the conversion terminal. When the collector of the output transistor is connected to the output terminal and an impedance element is connected to the conversion terminal, a current is provided at the output and conversion terminals which is obtained by dividing an input signal voltage applied to the input terminal with an impedance value of the impedance element. The voltage-current conversion circuit serves as a negative current conveyor. When the collector of the output transistor is connected to an input terminal of a current mirror having its output terminal connected to the output terminal of the conversion circuit, the converting circuit serves as a positive current conveyor. Proper combinations of the positive and/or negative current conveyors provide various analog computation circuits.

Inventors

  • 👤 Katsumi Nagano

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 17:20
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/56; G05F1/561; G06; G06G; G06G7/00; G06G7/12; G06G7/14; H; H03; H03F; H03F3/00; H03F3/34; H03F3/343; H03F3/45; H03F3/45071; H03F2203/00; H03F2203/45; H03F2203/45111

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 114 words
A voltage-current conversion circuit with an input terminal, a conversion terminal and an output terminal comprising: first and second emitter-coupled transistors having their bases connected to said input terminal and said conversion terminal, respectively; a load circuit connected between collectors of said first and second transistors and a first power supply terminal; a constant current source connected between the emitters of said first and second transistors and a second power supply terminal; a third transistor having its base connected to the collector of said second transistor, its emitter to said conversion terminal; and a current mirror circuit connected to said first power supply terminal, the collector of said third transistor, and said output terminal.
Claim 2
Dependent Claim 114 words
A voltage-current conversion circuit with an input terminal, a conversion terminal and an output terminal comprising: first and second emitter-coupled transistors having their bases connected to said input terminal and said conversion terminal, respectively; a load circuit connected between collectors of said first and second transistors and a first power supply terminal; a constant current source connected between the emitters of said first and second transistors and a second power supply terminal; a third transistor having its base connected to the collector of said second transistor, its emitter to said conversion terminal; and a current mirror circuit connected to said first power supply terminal, the collector of said third transistor, and said output terminal.
Claim 3
Dependent Claim 17 words
A voltage-current conversion circuit according to claim 1 wherein said load circuit is a current mirror circuit.
Claim 4
Dependent Claim 35 words
A voltage-current conversion circuit according to claim 1, further comprising a first impedance element connected between said conversion terminal and circuit ground; and a second impedance element connected between said output terminal and circuit ground.
Claim 5
Dependent Claim 18 words
A voltage-current conversion circuit according to claim 3 wherein said first and second impedance elements are resistive elements.
Claim 6
Dependent Claim 43 words
A voltage-current conversion circuit according to claim 3, further comprising a second constant current source connected between said conversion terminal and a second power supply terminal; and a third constant current source connected between said output terminal and said second power supply terminal.
Claim 7
Dependent Claim 22 words
A voltage-current conversion circuit according to claim 10, wherein said first and second diode-connected transistors have an emitter area ratio of 1:n.
Claim 8
Dependent Claim 184 words
An adder circuit comprising: first and second circuit means each including an input terminal for receiving an input signal, a conversion terminal and an output terminal, first and second emitter-coupled transistors having their base respectively connected to said input terminal and said conversion terminal, a load circuit connected between collectors of first and second transistors and a first power supply terminal, a constant current source connected between the emitters of said first and second transistors and a second power supply terminal, and a third transistor having its base connected to the collector of said second transistor, its emitter to said conversion terminal and its collector to said output terminal; means for connecting said output terminals of said first and second circuit means together; a first impedance means connected between the connection point between said output terminals of said first and second circuit means and said first power supply terminal; a second impedance element connected between said conversion terminal of said first circuit means and circuit ground; and a third impedance element connected between said conversion terminal of said second circuit means and circuit ground.
Claim 9
Dependent Claim 184 words
An adder circuit comprising: first and second circuit means each including an input terminal for receiving an input signal, a conversion terminal and an output terminal, first and second emitter-coupled transistors having their base respectively connected to said input terminal and said conversion terminal, a load circuit connected between collectors of first and second transistors and a first power supply terminal, a constant current source connected between the emitters of said first and second transistors and a second power supply terminal, and a third transistor having its base connected to the collector of said second transistor, its emitter to said conversion terminal and its collector to said output terminal; means for connecting said output terminals of said first and second circuit means together; a first impedance means connected between the connection point between said output terminals of said first and second circuit means and said first power supply terminal; a second impedance element connected between said conversion terminal of said first circuit means and circuit ground; and a third impedance element connected between said conversion terminal of said second circuit means and circuit ground.
Claim 10
Dependent Claim 321 words
A subtracter circuit comprising: first and second circuit means each including an input terminal for receiving an input signal, a conversion terminal and an output terminal; said first circuit means including first and second emitter-coupled transistors having their bases connected to said input terminal and said conversion terminal of said first circuit means, respectively, a first load circuit connected between collectors of said first and second transistors and a first power supply terminal, a first constant current source connected between the emitters of said first and second transistors and a second power supply terminal, a third transistor having its base connected to said collector of said second transistor, its emitter to said conversion terminal of said first circuit means, and its collector to said output terminal of said first circuit means; said second circuit means including fourth and fifth emitter-coupled transistors having their bases connected to said input terminal and said converting terminal of said second circuit means, respectively, a second load circuit connected between collectors of said fourth and fifth transistors and said first power supply terminal, a second constant current source connected between the emitters of said fourth and fifth transistors and said second power supply terminal, a sixth transistor having its base connected to said collector of said fifth transistor, its emitter to said conversion terminal of said second circuit means, and a current mirror connected to collector of said sixth transistor, said first power source terminal and said output terminal of said second circuit means; means for connecting said output terminals of said first and second circuit means together; a first impedance element connected between the connection point of said output terminals of said first and second circuit means and circuit ground; a second impedance element connected between said conversion terminal of said first circuit means and circuit ground; and a third impedance means connected between said conversion terminal of said second circuit means and circuit ground.
Claim 11
Dependent Claim 321 words
A subtracter circuit comprising: first and second circuit means each including an input terminal for receiving an input signal, a conversion terminal and an output terminal; said first circuit means including first and second emitter-coupled transistors having their bases connected to said input terminal and said conversion terminal of said first circuit means, respectively, a first load circuit connected between collectors of said first and second transistors and a first power supply terminal, a first constant current source connected between the emitters of said first and second transistors and a second power supply terminal, a third transistor having its base connected to said collector of said second transistor, its emitter to said conversion terminal of said first circuit means, and its collector to said output terminal of said first circuit means; said second circuit means including fourth and fifth emitter-coupled transistors having their bases connected to said input terminal and said converting terminal of said second circuit means, respectively, a second load circuit connected between collectors of said fourth and fifth transistors and said first power supply terminal, a second constant current source connected between the emitters of said fourth and fifth transistors and said second power supply terminal, a sixth transistor having its base connected to said collector of said fifth transistor, its emitter to said conversion terminal of said second circuit means, and a current mirror connected to collector of said sixth transistor, said first power source terminal and said output terminal of said second circuit means; means for connecting said output terminals of said first and second circuit means together; a first impedance element connected between the connection point of said output terminals of said first and second circuit means and circuit ground; a second impedance element connected between said conversion terminal of said first circuit means and circuit ground; and a third impedance means connected between said conversion terminal of said second circuit means and circuit ground.
Claim 12
Dependent Claim 194 words
An adder circuit comprising: first and second circuit means each including an input terminal for receiving an input signal, a conversion terminal and an output terminal, first and second emitter-coupled transistors having their bases connected to said input terminal and said conversion terminal, respectively, a load circuit connected between collectors of said first and second transistors and said first power supply terminal, a constant current source connected between said emitters of said first and second transistors and a second power supply terminal, a third transistor having its base connected to said collector of said second transistor, and its emitter to said conversion terminal, and a current mirror connected to said first power supply terminal, collector of said third transistor and said output terminal; means for connecting said output terminals of said first and second circuit means together; a first impedance element connected between the connection point between said output terminals of said first and second circuit means and circuit ground; a second impedance element between said conversion terminal of said first circuit means and circuit ground; and a third impedance element connected between said conversion terminal of said second circuit means and circuit ground.
Claim 13
Dependent Claim 194 words
An adder circuit comprising: first and second circuit means each including an input terminal for receiving an input signal, a conversion terminal and an output terminal, first and second emitter-coupled transistors having their bases connected to said input terminal and said conversion terminal, respectively, a load circuit connected between collectors of said first and second transistors and said first power supply terminal, a constant current source connected between said emitters of said first and second transistors and a second power supply terminal, a third transistor having its base connected to said collector of said second transistor, and its emitter to said conversion terminal, and a current mirror connected to said first power supply terminal, collector of said third transistor and said output terminal; means for connecting said output terminals of said first and second circuit means together; a first impedance element connected between the connection point between said output terminals of said first and second circuit means and circuit ground; a second impedance element between said conversion terminal of said first circuit means and circuit ground; and a third impedance element connected between said conversion terminal of said second circuit means and circuit ground.
Claim 14
Dependent Claim 144 words
A voltage-current conversion circuit with an input terminal, a conversion terminal and an output terminal comprising: first and second emitter-coupled transistors having their bases connected to said input terminal and said conversion terminal, respectively; a load circuit connected between a first power supply terminal and the collectors of said first and second transistors; a constant current source having two terminals, one of said two terminals being connected to the emitters of said first and second transistors and the other of said terminals being connected to a second power supply terminal; a third transistor having its base connected to said collector of said second transistor, its emitter connected to said conversion terminal, and its collector connected to said output terminal; a first diode-connected transistor connected between said input terminal and circuit ground; and a second diode-connected transistor connected between said conversion terminal and circuit ground.
Claim 15
Dependent Claim 144 words
A voltage-current conversion circuit with an input terminal, a conversion terminal and an output terminal comprising: first and second emitter-coupled transistors having their bases connected to said input terminal and said conversion terminal, respectively; a load circuit connected between a first power supply terminal and the collectors of said first and second transistors; a constant current source having two terminals, one of said two terminals being connected to the emitters of said first and second transistors and the other of said terminals being connected to a second power supply terminal; a third transistor having its base connected to said collector of said second transistor, its emitter connected to said conversion terminal, and its collector connected to said output terminal; a first diode-connected transistor connected between said input terminal and circuit ground; and a second diode-connected transistor connected between said conversion terminal and circuit ground.

References Cited (Backward Citations)

US3194985A Cited
US3309615A Cited
US4045694A Cited
US4223276A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-07-05 1986-01-04 1986-07-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-07-05 1990-01-04 1990-07-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-07-05 1994-01-04 1994-07-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag