US4326291A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Error detection system
Assignee: Unisys Corp
•
Filing: 1979-04-11
•
Granted: 1982-04-20
•
Expires: 1999-04-11
Abstract
Abstract In a throughput error detection system, a redundant logic unit is provided along with a required logic unit for simultaneous operation therewith. The required logic unit and redundant logic unit both produce output data which, it is desired, will be the same. The output data from the required logic unit is supplied to a data bus and the output data of the redundant logic unit is supplied to a parity check digit generator. From the data received from the redundant logic unit, the parity check digit generator generates a parity check digit which is applied to the data bus along wih the data from the required logic unit. A parity checking circuit receives the data and the parity check digit from the data bus and a calculation is made by the circuit to determine if parity is correct. If parity is not correct, the checking circuit produces an alarm signal to alert a user.
Inventors
- 👤 Phillip W. Marsh
- 👤 Gregory B. Wiedenman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 18:11
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/1629; G06F11/1641; G06F11/08
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
125 words
A throughput error checking system for checking errors which may occur in processing or operating upon data by a first logic unit, said first logic unit adapted to produce output data, said system including a second logic unit for operating in the same manner as said first logic unit to produce output data, means for generating parity check digits for the output data produced by said second logic unit, means for decoding data and parity check digits to determine if parity is correct and for producing an error signal if it is not, means for supplying output data from said first logic unit to said decoding means, and means for supplying parity check digits from said parity check digit generating means to said decoding means.
Claim 2
Dependent Claim
125 words
A throughput error checking system for checking errors which may occur in processing or operating upon data by a first logic unit, said first logic unit adapted to produce output data, said system including a second logic unit for operating in the same manner as said first logic unit to produce output data, means for generating parity check digits for the output data produced by said second logic unit, means for decoding data and parity check digits to determine if parity is correct and for producing an error signal if it is not, means for supplying output data from said first logic unit to said decoding means, and means for supplying parity check digits from said parity check digit generating means to said decoding means.
Claim 3
Dependent Claim
28 words
A system as in claim 1 further including an alarm circuit responsive to said error signal for producing an alarm signal for notifying a user of the system.
Claim 4
Dependent Claim
77 words
A system as in claim 1 wherein said first and second logic units each produce n-bit output data words, wherein said parity check digit generating means generates a parity bit for each n-bit data word produced by said second logic unit, and wherein said two supplying means includes an n+1 bit data bus for supplying to said decoding means parity bits from said parity check digit generating means and output data words from said first logic unit.
Claim 5
Dependent Claim
176 words
A throughput error checking system for detecting errors which may occur in the processing of data by a first logic unit, said first logic unit being responsive to input data for producing an n-bit output data word, said system comprising a second logic unit responsive to input data for operating in the same manner as said first logic unit to produce a corresponding n-bit output data word, means for supplying input data simultaneously to said first and second logic units, means for generating one or more parity check bits for the output data word produced by said second logic unit, means for decoding n-bit data words and corresponding parity check bits to determine if parity is correct and for producing an error signal when it is determined that parity is incorrect, means for supplying the n-bit data word produced by said first logic unit to said decoding means, and means for supplying to said decoding means the parity check bits produced by said generating means for the n-bit data word produced by said second logic unit.
Claim 6
Dependent Claim
176 words
A throughput error checking system for detecting errors which may occur in the processing of data by a first logic unit, said first logic unit being responsive to input data for producing an n-bit output data word, said system comprising a second logic unit responsive to input data for operating in the same manner as said first logic unit to produce a corresponding n-bit output data word, means for supplying input data simultaneously to said first and second logic units, means for generating one or more parity check bits for the output data word produced by said second logic unit, means for decoding n-bit data words and corresponding parity check bits to determine if parity is correct and for producing an error signal when it is determined that parity is incorrect, means for supplying the n-bit data word produced by said first logic unit to said decoding means, and means for supplying to said decoding means the parity check bits produced by said generating means for the n-bit data word produced by said second logic unit.
Claim 7
Dependent Claim
28 words
A system as in claim 4 further including an alarm means responsive to said error signal for producing an alarm indication for notifying a user of the system.
Claim 8
Dependent Claim
29 words
A system as in claim 4 wherein said parity check digit generating means produces a single parity bit for the n-bit data word produced by said second logic unit.
Claim 9
Dependent Claim
31 words
A system as in claim 6 wherein said supplying means includes an n+1 bit data bus coupled to said parity check digit generating means and to other equipment of the system.
Claim 10
Independent Claim
133 words
A method of checking for errors in the processing of data by a first logic unit which produces output data words as a result of such processing, said method comprising providing a second logic unit for processing the same data as the first logic unit in substantially the same manner, and for producing output data words corresponding to those produced by the first logic unit, producing parity check digits for each data word produced by the second logic unit, processing the parity check digits, and the output data words produced by the first logic unit which correspond to those output data words of the second logic unit for which the parity check digits are produced, to determine if parity is correct, and producing a signal if it is determined that parity is incorrect.
Claim 11
Independent Claim
133 words
A method of checking for errors in the processing of data by a first logic unit which produces output data words as a result of such processing, said method comprising providing a second logic unit for processing the same data as the first logic unit in substantially the same manner, and for producing output data words corresponding to those produced by the first logic unit, producing parity check digits for each data word produced by the second logic unit, processing the parity check digits, and the output data words produced by the first logic unit which correspond to those output data words of the second logic unit for which the parity check digits are produced, to determine if parity is correct, and producing a signal if it is determined that parity is incorrect.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-04-19 | 1985-10-19 | 1986-04-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-04-19 | 1989-10-19 | 1990-04-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-04-19 | 1993-10-19 | 1994-04-20 | $7700.00 | Window Closed / Lapsed |