← Back to Patent Explorer
US4322692A Expired / Lapsed US ⏱️ 0.0 years remaining

Microprocessor-controlled frequency synthesizer

Assignee: Racal Dana Instruments Ltd
•
Filing: 1980-02-21
•
Granted: 1982-03-30
•
Expires: 2000-02-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A microprocessor-controlled synthesizer has a low frequency section producing a first output frequency and a comb loop producing a second output frequency. The comb loop includes a multiplier which produces harmonics of 100 MHz one of which is selected and fed to a mixer in a phase-locked loop having a variable divider, the other input of the mixer being a VCO output frequency. At low values of the second output frequency, the phase detector locks to the difference output from the mixer, at higher values to the sum output. The output from the mixer is mixed in a second mixer with the output of a further VCO, and a second phase detector selects the sum output from the second mixer to cover the first half of each decade of MHz and selects the difference output to cover the second half of the decade.

Inventors

  • 👤 David Brewerton
  • 👤 Peter P. R. Connell

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 11:34
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/22; H03L7/23

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 240 words
An electrical circuit arrangement for producing a variable output frequency lying within a predetermined range and variable in frequency steps each of predetermined size, comprising adjustable frequency generating means connected to produce the variable output frequency, first reference means producing a first reference frequency variable stepwise, frequency combining means for algebraically combining the variable output frequency with the first reference frequency so as to produce outputs corresponding to the sum and difference of the two frequencies, frequency dividing means having a variable frequency division factor and connected to receive the sum and difference outputs, second reference means producing a second reference frequency, comparing means selectively operative to compare either the sum or the difference output, after division by the variable division factor, with the second reference frequency so as to produce a control signal dependent on the value of any error between the two frequencies compared, means feeding the control signal to adjust the said variable frequency so as to reduce the error to zero, and control means for rendering the comparing means responsive either to the sum or to the difference output, and for determining the value of the first reference frequency, in accordance with the position in the said predetermined range where the desired value of the output frequency lies and for adjusting the division factor by the minimum possible amount in order to change the value of the output frequency by one step of the predetermined size.
Claim 2
Dependent Claim 240 words
An electrical circuit arrangement for producing a variable output frequency lying within a predetermined range and variable in frequency steps each of predetermined size, comprising adjustable frequency generating means connected to produce the variable output frequency, first reference means producing a first reference frequency variable stepwise, frequency combining means for algebraically combining the variable output frequency with the first reference frequency so as to produce outputs corresponding to the sum and difference of the two frequencies, frequency dividing means having a variable frequency division factor and connected to receive the sum and difference outputs, second reference means producing a second reference frequency, comparing means selectively operative to compare either the sum or the difference output, after division by the variable division factor, with the second reference frequency so as to produce a control signal dependent on the value of any error between the two frequencies compared, means feeding the control signal to adjust the said variable frequency so as to reduce the error to zero, and control means for rendering the comparing means responsive either to the sum or to the difference output, and for determining the value of the first reference frequency, in accordance with the position in the said predetermined range where the desired value of the output frequency lies and for adjusting the division factor by the minimum possible amount in order to change the value of the output frequency by one step of the predetermined size.
Claim 3
Dependent Claim 39 words
A circuit arrangement according to claim 1, in which the first reference means comprises means producing a plurality of harmonics of a fixed frequency and means controlled by the control means for selecting a predetermined one of the harmonics.
Claim 4
Dependent Claim 16 words
A circuit arrangement according to claim 1, in which the comparing means comprises a phase-sensitive detector.
Claim 5
Dependent Claim 31 words
A circuit arrangement according to claim 1, including means responsive to the control means for setting the adjustable frequency generating means to produce its variable frequency approximately at the desired value.
Claim 6
Dependent Claim 83 words
A circuit arrangement according to claim 1, including means producing a second variable output frequency which is variable in steps each of a second predetermined size which is smaller than the first-mentioned predetermined step size and second frequency combining means connected to combine the said output frequency with the second variable output frequency, whereby to produce an overall output frequency which is variable over the said predetermined range of the first-mentioned variable output frequency in step sizes each of the second predetermined size.
Claim 7
Dependent Claim 39 words
A circuit arrangement according to claim 5, in which the second variable output frequency is variable in the steps each of the second predetermined size over a predetermined frequency range which is less than the first-mentioned predetermined step size.
Claim 8
Dependent Claim 84 words
A circuit arrangement according to claim 6, including control means operative to select a desired value for the overall output frequency by adding together particular values of the two variable output frequencies, or by subtracting a particular value of the second variable output frequency from a particular value of the first-mentioned variable output frequency, according to whether the desired value of the overall output frequency is less than halfway between two successive values of the first-mentioned variable output frequency or greater than halfway, respectively.

References Cited (Backward Citations)

GB724942A Cited
GB790807A Cited
GB1173203A Cited
GB1177010A Cited
GB1180351A Cited
GB1192680A Cited
GB1301840A Cited
US4086545A Cited
US4095190A Cited
US4097816A Cited
US4246547A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-03-29 1985-09-28 1986-03-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-03-29 1989-09-28 1990-03-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-03-29 1993-09-28 1994-03-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag