← Back to Patent Explorer
US4319360A Expired / Lapsed US ⏱️ 0.0 years remaining

Predictor stage for a digit rate reduction system

Assignee: Societe Anonyme de Telecommunications SAT
•
Filing: 1980-03-17
•
Granted: 1982-03-09
•
Expires: 2000-03-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A predictor stage for a digital processing system for sampled and PCM coded signals in the form of a sequence of samples x n , having first transmission means and first reception means for forming a predicted sample x pn . Second transmission means are also provided for subtracting said sample x pn predicted from said sample x n coming in at the transmission side, and deriving therefrom a difference sample d n representing the prediction error. The first transmission means has a recursive structure, with each predicted sample x pn being derived from the samples d n , d n-1 , d n-2 . . . etc. previously obtained at the output of the second transmission means. The first reception means has a transverse structure, with each sample x pn being derived at the reception side from the difference samples d n , d n-1 . . . , previously received. The samples x pn predicted at the reception side are added to the difference samples within the second reception means.

Inventors

  • 👤 Denis F. Cointot

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 22:45
CPC Classifications
H; H04; H04B; H04B14/00; H04B14/02; H04B14/04; H04B14/046

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 168 words
A predictor stage for a digital processing system for sampled and PCM coded signals, in the form of a sequence of samples x n , comprising first transmission means and first reception means for forming a predicted sample x pn , second transmission means for subtracting said sample x pn predicted from said sample x n coming in at the transmission side, and deriving therefrom a difference sample d n representing the prediction error, wherein said first transmission means has a recursive structure, each predicted sample x pn being derived from the samples d n , d n-1 , d n-2 . . . etc. previously obtained at the output of said second transmission means, and said first reception means has a transverse structure, each sample x pn being derived at the reception side from the difference samples d n , d n-1 . . . , previously received, said samples x pn predicted at the reception side being added to said difference samples within second reception means.
Claim 2
Dependent Claim 168 words
A predictor stage for a digital processing system for sampled and PCM coded signals, in the form of a sequence of samples x n , comprising first transmission means and first reception means for forming a predicted sample x pn , second transmission means for subtracting said sample x pn predicted from said sample x n coming in at the transmission side, and deriving therefrom a difference sample d n representing the prediction error, wherein said first transmission means has a recursive structure, each predicted sample x pn being derived from the samples d n , d n-1 , d n-2 . . . etc. previously obtained at the output of said second transmission means, and said first reception means has a transverse structure, each sample x pn being derived at the reception side from the difference samples d n , d n-1 . . . , previously received, said samples x pn predicted at the reception side being added to said difference samples within second reception means.
Claim 3
Dependent Claim 25 words
A predictor stage as claimed in claim 1, wherein said first transmission means substantially comprises a predictor with fixed coefficients, optimized for the incoming signals.
Claim 4
Dependent Claim 27 words
A predictor stage as claimed in claim 1, wherein said first transmission and reception means substantially comprise an adaptative predictor with coefficients reactualized at each sampling period.
Claim 5
Dependent Claim 38 words
A predictor stage as claimed in claim 1, which comprises a quantizer, known per se, for converting the samples d n , d n-1 , d n-2 , obtained at the transmission side into a low rate signal.
Claim 6
Dependent Claim 66 words
A predictor stage as claimed in claim 1, wherein at the transmission side the samples x n , before being applied to the input of said second transmission means, are added to the samples x n previously processed by a transverse filter and, at the reception side, the reconstructed samples x n are added to the samples x n previously processed by a similar transverse filter.
Claim 7
Dependent Claim 72 words
A predictor stage as claimed in claim 1, wherein a transverse filter is disposed at the transmission side on the negative feedback loop, comprising said first transmission means for forming a predicted sample x pn , said transverse filter achieving a prefiltering from the reconstructed sample x n and, at the reception side, the reconstructed samples x n are added to the samples x n previously processed by a similar transverse filter.

References Cited (Backward Citations)

US3502986A Cited
US4107669A Cited
US4179710A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-03-08 1985-09-07 1986-03-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-03-08 1989-09-07 1990-03-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-03-08 1993-09-07 1994-03-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag