← Back to Patent Explorer
US4314858A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a fully integrated monolithic optical receiver

Assignee: Conexant Systems LLC
•
Filing: 1979-11-23
•
Granted: 1982-02-09
•
Expires: 1999-11-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Disclosed is a fully integrated monolithic optical receiver and a method of manufacturing such a receiver, including the steps of providing a semi-insulating substrate having a major surface, growing an epitaxial layer of a first conductivity type over the major surface, selectively removing the epitaxial layer to establish a detector area defined by the remaining portion of the layer, selectively implanting a relatively heavily doped region of a first conductivity type in the epitaxial layer, selectively implanting a relatively heavily doped region of a second conductivity type in the epitaxial layer and spaced from the implanted region of the first conductivity type, selectively implanting a relatively heavily doped source region of the first conductivity type in the major surface of the substrate, selectively implanting a relatively heavily doped drain region of the first conductivity type in the major surface and spaced from the source region, selectively implanting a gate region of the first conductivity type between the source and drain regions, capping the receiver with an insulating layer, forming a plurality of metalization contacts through the insulating layer and in respective electrical contact with the regions of first and second conductivity type in the epitaxial layer and with the source, drain, and gate regions, and interconnecting the metalization contacts.

Inventors

  • 👤 Louis R. Tomasetta
  • 👤 H. David Law

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 15:39
CPC Classifications
H; H10; H10F; H10F39/00; H10F39/10; H10F39/107; H10F30/00; H10F30/20; H10F30/21; H10F30/22; H10F30/225; H10F39/103; H10F77/00; H10F77/95; H10F77/953; H10F77/959; Y; Y10; Y10S; Y10S148/00; Y10S148/084

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 135 words
A method of manufacturing a fully integrated monolithic optical receiver, comprising the steps of: (a) providing a semi-insulating III-V alloy substrate having a major surface; (b) fabricating an optical detector on the major surface by (1) growing an epitaxial semiconducting layer of a first conductivity type III-V alloy over the major surface, (2) selectively removing the epitaxial layer to leave a detector region defined by the remaining portion of the layer, (3) selectively implanting a relatively heavily doped region of the first conductivity type in the epitaxial layer, and (4) selectively implanting a relatively heavily doped region of a second conductivity type in the epitaxial layer and spaced from the implanted region of the first conductivity type; (c) fabricating an electronic circuit on the major surface; and (d) electrically coupling the detector to the circuit.
Claim 2
Independent Claim 135 words
A method of manufacturing a fully integrated monolithic optical receiver, comprising the steps of: (a) providing a semi-insulating III-V alloy substrate having a major surface; (b) fabricating an optical detector on the major surface by (1) growing an epitaxial semiconducting layer of a first conductivity type III-V alloy over the major surface, (2) selectively removing the epitaxial layer to leave a detector region defined by the remaining portion of the layer, (3) selectively implanting a relatively heavily doped region of the first conductivity type in the epitaxial layer, and (4) selectively implanting a relatively heavily doped region of a second conductivity type in the epitaxial layer and spaced from the implanted region of the first conductivity type; (c) fabricating an electronic circuit on the major surface; and (d) electrically coupling the detector to the circuit.
Claim 3
Dependent Claim 94 words
The method of claim 1, wherein step (c) of fabricating an electronic circuit further comprises forming at least one field effect transistor by the steps of: (1) selectively implanting a relatively heavily doped source region of a first conductivity type in the major surface of the substrate; (2) selectively implanting a relatively heavily doped drain region of the first conductivity type in the major surface of the substrate; and (3) selectively implanting a gate region of the first conductivity type in the major surface of the substrate and between the source and drain region.
Claim 4
Dependent Claim 74 words
The method of claim 1, wherein step (d) of electrically coupling the detector to the circuit further comprises the steps of: (1) capping the receiver with an insulating layer; (2) forming metalization contacts through the insulating layer and in electrical contact with the optical detector; (3) forming metalization contacts through the insulating layer and in electrical contact with the electronic circuit; and (4) coupling the detector to the circuit by interconnecting the metalization contacts.
Claim 5
Independent Claim 219 words
A method of manufacturing a fully integrated monolithic optical receiver, comprising the steps of: (a) providing a semi-insulating III-V alloy substrate having a major surface; (b) growing an epitaxial semiconducting layer of a first conductivity type III-V alloy over the major surface; (c) selectively removing the epitaxial layer to establish a detector area defined by the remaining portion of the layer; (d) selectively implanting a relatively heavily doped region of the first conductivity type in the epitaxial layer; (e) selectively implanting a relatively heavily doped region of a second conductivity type in the epitaxial layer and spaced from the implanted region of the first conductivity type; (f) selectively implanting a relatively heavily doped source region of the first conductivity type in the major surface of the substrate; (g) selectively implanting a relatively heavily doped drain region of the first conductivity type in the major surface and spaced from the source region; (h) selectively implanting a gate region of the first conductivity type between the source and drain regions; (i) capping the receiver with an insulating layer; (j) forming a plurality of metalization contacts through the insulating layer and in respective electrical contact with the regions of first and second conductivity type in the epitaxial layer and with the source, drain, and gate regions; and (k) interconnecting the metalization contacts.
Claim 6
Independent Claim 219 words
A method of manufacturing a fully integrated monolithic optical receiver, comprising the steps of: (a) providing a semi-insulating III-V alloy substrate having a major surface; (b) growing an epitaxial semiconducting layer of a first conductivity type III-V alloy over the major surface; (c) selectively removing the epitaxial layer to establish a detector area defined by the remaining portion of the layer; (d) selectively implanting a relatively heavily doped region of the first conductivity type in the epitaxial layer; (e) selectively implanting a relatively heavily doped region of a second conductivity type in the epitaxial layer and spaced from the implanted region of the first conductivity type; (f) selectively implanting a relatively heavily doped source region of the first conductivity type in the major surface of the substrate; (g) selectively implanting a relatively heavily doped drain region of the first conductivity type in the major surface and spaced from the source region; (h) selectively implanting a gate region of the first conductivity type between the source and drain regions; (i) capping the receiver with an insulating layer; (j) forming a plurality of metalization contacts through the insulating layer and in respective electrical contact with the regions of first and second conductivity type in the epitaxial layer and with the source, drain, and gate regions; and (k) interconnecting the metalization contacts.

References Cited (Backward Citations)

US3982315A Cited
US4137543A Cited
US4116717A Cited
US4212020A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-02-08 1985-08-10 1986-02-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-02-08 1989-08-10 1990-02-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-02-08 1993-08-10 1994-02-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag