US4313196A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Priority system with low speed request bus
Assignee: International Business Machines Corp
•
Filing: 1979-12-28
•
Granted: 1982-01-26
•
Expires: 1999-12-28
Abstract
Abstract A new polling apparatus for units on a shared bus of a data processing system operates with a relatively slow multi signal line request bus and a relatively slow local counter. The local counter divides each time slot into a few sub-slots. Each sub-slot is assigned to two or more units in a priority sequence and during a sub-slot the assigned units contend for access to the bus by raising signals on particular lines of the request bus according to their priority within the sub-slot.
Inventors
- 👤 Jan G. Oblonsky
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 19:04
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/368; G06F13/374
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
226 words
A data processing unit having means for accessing a resource of a data processing system, such as a common data bus during assigned time slots as one of n units sharing the resource and having means for communicating with the other units on a request bus having j signal carrying conductors, where j is greater than 1 comprising, an i bit counter and means for running the counter in synchronism with counters of other units sharing the resource at a rate to count through a pre-determined sequence of count values during each time slot, where i+j is the number of bits required to assign each of the n units a unique priority code, means providing a pre-assigned priority code of i+j bits, means comparing the i bits of the priority code with the i bits of the counter and signifying a match or a mis-match, means responsive to a match to produce a request signal on a pre-determined one of the request lines corresponding to the j bits of the priority code, means responsive to the absence of a request signal on any of the j lines at a time preceding a match and to the absence of a request signal on any higher priority request line in the event of a match to enable the unit to access the resource in the next time slot.
Claim 2
Dependent Claim
226 words
A data processing unit having means for accessing a resource of a data processing system, such as a common data bus during assigned time slots as one of n units sharing the resource and having means for communicating with the other units on a request bus having j signal carrying conductors, where j is greater than 1 comprising, an i bit counter and means for running the counter in synchronism with counters of other units sharing the resource at a rate to count through a pre-determined sequence of count values during each time slot, where i+j is the number of bits required to assign each of the n units a unique priority code, means providing a pre-assigned priority code of i+j bits, means comparing the i bits of the priority code with the i bits of the counter and signifying a match or a mis-match, means responsive to a match to produce a request signal on a pre-determined one of the request lines corresponding to the j bits of the priority code, means responsive to the absence of a request signal on any of the j lines at a time preceding a match and to the absence of a request signal on any higher priority request line in the event of a match to enable the unit to access the resource in the next time slot.
Claim 3
Dependent Claim
230 words
A communications system for a n data processing unit having means for communicating during assigned time slots on a common data bus, comprising, a request bus having j signal carrying conductors where j is greater than 1. an i bit counter for each unit and means for running each counter in synchronism with counters of other units on the data bus at a rate to count through a pre-determined sequence of count values during each time slot, where i+j is the number of bits required to assign each of the n units a unique priority code, each count of said counter defining a sub-slot, means providing a pre-assigned priority code of i+j bits for each unit, means for each unit for comparing the i bits of the priority code with the i bits of the counter and signifying a match or mis-match, means for each unit responsive to a match to produce a request signal on a pre-determined one of the request lines corresponding to the j bits of the priority code, means responsive to the absence of a request signal on any of the j lines at a time preceding a match and to the absence of a request signal on any higher priority request line in the event of a match to enable the unit to transmit a message on the data bus in the next time slot.
Claim 4
Dependent Claim
230 words
A communications system for a n data processing unit having means for communicating during assigned time slots on a common data bus, comprising, a request bus having j signal carrying conductors where j is greater than 1. an i bit counter for each unit and means for running each counter in synchronism with counters of other units on the data bus at a rate to count through a pre-determined sequence of count values during each time slot, where i+j is the number of bits required to assign each of the n units a unique priority code, each count of said counter defining a sub-slot, means providing a pre-assigned priority code of i+j bits for each unit, means for each unit for comparing the i bits of the priority code with the i bits of the counter and signifying a match or mis-match, means for each unit responsive to a match to produce a request signal on a pre-determined one of the request lines corresponding to the j bits of the priority code, means responsive to the absence of a request signal on any of the j lines at a time preceding a match and to the absence of a request signal on any higher priority request line in the event of a match to enable the unit to transmit a message on the data bus in the next time slot.
Claim 5
Dependent Claim
57 words
The system of claim 2 wherein the data bus operates at a pre-determined minimum number of bit times m during a time slot and wherein the length of a sub-slot is equal to or greater than the length of a bit time and the number of units n is greater than the number of bit times m.
Claim 6
Dependent Claim
182 words
A polling system for n data processing units operable in time slots of a pre-determined minimum duration, comprising, a request bus having j signal carrying conductors where j is greater than 1 and further comprising for each unit, an i bit counter and means for running the counter in synchronism with counters of other units at a rate to count through a pre-determined sequence of count values during each time slot, where i+j is the number of bits required to assign each of the n units a unique priority code, each count of said counter defining a sub-slot, means providing a pre-assigned priority code of i+j bits, means comparing the i bits of the priority code with the i bits of the counter and signifying a match or mis-match, means responsive to a match in one sub-slot to terminate the generation of further sub-slots and means for signaling between units on said request bus the relative priorities of a plurality of units making a request in the same sub-slot whereby the unit of highest priority takes access to the next time slot.
Claim 7
Dependent Claim
182 words
A polling system for n data processing units operable in time slots of a pre-determined minimum duration, comprising, a request bus having j signal carrying conductors where j is greater than 1 and further comprising for each unit, an i bit counter and means for running the counter in synchronism with counters of other units at a rate to count through a pre-determined sequence of count values during each time slot, where i+j is the number of bits required to assign each of the n units a unique priority code, each count of said counter defining a sub-slot, means providing a pre-assigned priority code of i+j bits, means comparing the i bits of the priority code with the i bits of the counter and signifying a match or mis-match, means responsive to a match in one sub-slot to terminate the generation of further sub-slots and means for signaling between units on said request bus the relative priorities of a plurality of units making a request in the same sub-slot whereby the unit of highest priority takes access to the next time slot.
References Cited (Backward Citations)
US3755628A
Cited
US3870825A
Cited
US3983540A
Cited
US4220822A
Cited
US4120029A
Cited
DE2901762A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-01-25 | 1985-07-27 | 1986-01-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-01-25 | 1989-07-27 | 1990-01-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-01-25 | 1993-07-27 | 1994-01-26 | $7700.00 | Window Closed / Lapsed |