US4312115A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process to obtain multielement linear bidimensional infrared detectors having improved exactness of geometry and high degree of integration
Assignee: Individual
•
Filing: 1980-02-12
•
Granted: 1982-01-26
•
Expires: 2000-02-12
Abstract
Abstract An improved method for use in fabricating individual semiconductor radiation detectors on a chip is characterized by forming generally V-shaped grooves converging toward one another from opposite sides of the chip into the thickness dimension thereof. The grooves meet within the chip and serve to separate individual detectors.
Inventors
- 👤 Heinz Diedrich
- 👤 Marco Fazi
- 👤 Domenico Fanti
- 👤 Angelo Mercuri
- 👤 Romolo Tranquilli
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 23:48
CPC Classifications
H; H10; H10W; H10W90/00; Y; Y10; Y10S; Y10S438/00; Y10S438/928; Y10S438/977
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
137 words
An improved method for use in fabricating individual semiconductor radiation detectors on a chip having first and second major opposed surfaces defining a chip thickness dimension therebetween, said method relating to minimizing the separation between adjacent detectors to optimize the utilization of available space on the chip, said method comprising the steps of: removing material from the chip from said first surface inward relative to said thickness dimension to define first grooves along prescribed lines, said grooves having sloping sides; removing further material from the chip from said second surface inward relative to said thickness dimension to define second grooves generally aligned with and contacting said first grooves, said first grooves each being disposed symmetrically with respect to a respective second groove about an imaginary plane extending through said chip parallel to said first and second surfaces.
Claim 2
Dependent Claim
137 words
An improved method for use in fabricating individual semiconductor radiation detectors on a chip having first and second major opposed surfaces defining a chip thickness dimension therebetween, said method relating to minimizing the separation between adjacent detectors to optimize the utilization of available space on the chip, said method comprising the steps of: removing material from the chip from said first surface inward relative to said thickness dimension to define first grooves along prescribed lines, said grooves having sloping sides; removing further material from the chip from said second surface inward relative to said thickness dimension to define second grooves generally aligned with and contacting said first grooves, said first grooves each being disposed symmetrically with respect to a respective second groove about an imaginary plane extending through said chip parallel to said first and second surfaces.
Claim 3
Dependent Claim
72 words
The method of claim 1 wherein said radiation detectors are IR detectors and after said first removing step and before said second removing step, said method includes the steps of: placing contacts on said one of said surfaces; bonding said one of said surfaces to a base support; and reducing the thickness of said detectors such that said grooves have a depth equal to one half the remaining thickness of said detector.
Claim 4
Dependent Claim
27 words
The method of claim 2 wherein after said secondly removing step, said method includes the step of placing ohmic contacts between said metal contacts and said detector.
Claim 5
Dependent Claim
34 words
The method of claim 3 wherein said first removing step includes providing alignment holes in said detector by removing material in selected locations to a depth equal to the remaining thickness of said detector.
Claim 6
Dependent Claim
15 words
The method of claim 4 wherein said first removing step comprises engraving by ionic erosion.
Claim 7
Dependent Claim
13 words
The method of claim 5 wherein said secondly removing step comprises chemical photoetching.
Claim 8
Dependent Claim
133 words
An improved method for use in fabricating individual semiconductor radiation detectors on a chip having first and second major opposed surfaces defining a chip thickness dimension therebetween, said method relating to minimizing the separation between adjacent detectors to optimize the utilization of available space on the chip, said method comprising the steps of: removing material from the chip from said first surface inward to said thickness dimension to define first grooves along prescribed lines; removing further material from the chip from said second surface inward to said depth dimension to define second grooves generally aligned with and contacting said first grooves, said first and second grooves having cross-sections which converge inwardly to said thickness dimension from said first and second surfaces and toward a location where said second grooves contact said first grooves.
Claim 9
Dependent Claim
133 words
An improved method for use in fabricating individual semiconductor radiation detectors on a chip having first and second major opposed surfaces defining a chip thickness dimension therebetween, said method relating to minimizing the separation between adjacent detectors to optimize the utilization of available space on the chip, said method comprising the steps of: removing material from the chip from said first surface inward to said thickness dimension to define first grooves along prescribed lines; removing further material from the chip from said second surface inward to said depth dimension to define second grooves generally aligned with and contacting said first grooves, said first and second grooves having cross-sections which converge inwardly to said thickness dimension from said first and second surfaces and toward a location where said second grooves contact said first grooves.
References Cited (Backward Citations)
US3152939A
Cited
US3333324A
Cited
US3427709A
Cited
US3623218A
Cited
US3977071A
Cited
US3689993A
Cited
US3890215A
Cited
US4217689A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-01-25 | 1985-07-27 | 1986-01-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-01-25 | 1989-07-27 | 1990-01-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-01-25 | 1993-07-27 | 1994-01-26 | $7700.00 | Window Closed / Lapsed |