← Back to Patent Explorer
US4309761A Expired / Lapsed US ⏱️ 0.0 years remaining

Calculator for evaluating numerical answers to problems

Assignee: HP Inc
•
Filing: 1979-07-26
•
Granted: 1982-01-05
•
Expires: 1999-07-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A programmable electronic calculator for numerical evaluation of mathematical problems operates through the application of one or more basic mathematical operators, properly grouped, to each input numerical operand of a mathematical problem according to the accepted rules of mathematical combinations. One may select any numerical operand, any of the four basic arithmetic operators, left parenthesis and right parenthesis to denote groupings, a storage register for receiving a numerical operand to be used in computation or a numerical operand representing a result of a partial or final computation, or a storage register whose contents it is desired to print. Entry of each numerical operand and mathematical operator is accompanied by a printed record of that numerical operand and that mathematical operator so that the mathematical problem may be continually monitored as it is being entered. Depression of an equals key is followed by evaluation of previously designated operations and printing of the result. Selection of a left (or opening) parenthesis causes the contents of first and second accumulator registers in an arithmetic unit to shift to third and fourth accumulator registers in the arithmetic unit respectively. Selection of a right (or closing) parenthesis causes the shifting and combining of previously stored numerical operands to produce the result of the arithmetic combination embraced within a sequence denoted by a mating left parenthesis. One may select a learn mode in which steps are entered in a learn memory by working out a mathematical problem, each selected operation corresponding to a step in the learn memory. Thereafter, one may select an automatic computation mode to cause the operations previously stored in the learn memory to be carried out in sequence until a desired result is obtained or a predetermined point in the program stored in learn memory is reached.

Inventors

  • 👤 Roy W. Reach
  • 👤 William M. Kahn
  • 👤 David Shapiro

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 23:23
CPC Classifications
G; G06; G06F; G06F17/00; G06F17/10; G06F15/00; G06F15/02

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 250 words
A calculator for processing digital operand signals, comprising: keyboard input means including a first set of keys for entering digital operand signals to be processed and further including a second set of keys for entering digital operator signals determining the manner in which the digital operand signals are to be processed; buffer storage register means, coupled to the keyboard input means, for temporarily storing digital operand signals entered by the keyboard input means; a plurality of data storage registers, coupled to the buffer storage register means, for storing digital operand signals transferred thereto from the buffer storage register means; processing means, coupled to the keyboard input means, the buffer storage register means and the data storage registers, for processing entered digital operand signals in accordance with entered digital operator signals, said processing means including first means for selectively transferring an entered digital operand signal between the buffer storage register means and one of the data storage registers in response to a digital operator signal entered by operation of a sequence of keys including one of the first set and one of the second set and designating one of the data storage registers, said processing means further including second means for selectively combining entered digital operand signals in accordance with other digital operator signals entered by selected keys of the second set to provide resultant digital signals; and output means, coupled to the buffer storage register means and the processing means, for providing an output indication of the resultant digital signals.
Claim 2
Dependent Claim 250 words
A calculator for processing digital operand signals, comprising: keyboard input means including a first set of keys for entering digital operand signals to be processed and further including a second set of keys for entering digital operator signals determining the manner in which the digital operand signals are to be processed; buffer storage register means, coupled to the keyboard input means, for temporarily storing digital operand signals entered by the keyboard input means; a plurality of data storage registers, coupled to the buffer storage register means, for storing digital operand signals transferred thereto from the buffer storage register means; processing means, coupled to the keyboard input means, the buffer storage register means and the data storage registers, for processing entered digital operand signals in accordance with entered digital operator signals, said processing means including first means for selectively transferring an entered digital operand signal between the buffer storage register means and one of the data storage registers in response to a digital operator signal entered by operation of a sequence of keys including one of the first set and one of the second set and designating one of the data storage registers, said processing means further including second means for selectively combining entered digital operand signals in accordance with other digital operator signals entered by selected keys of the second set to provide resultant digital signals; and output means, coupled to the buffer storage register means and the processing means, for providing an output indication of the resultant digital signals.
Claim 3
Dependent Claim 66 words
A calculator as in claim 1 wherein said first means is responsive to a digital operator signal entered by operation of a sequence of keys including a first operator key followed by a numeric key of the first set for transferring an entered digital operand signal from the buffer storage register means to a selected one of the data storage registers designated by that numeric key.
Claim 4
Dependent Claim 71 words
A calculator as in claim 2 wherein said first means is also responsive to another digital operator signal entered by operation of a sequence of keys including a second operator key of the second set followed by a numeric key of the first set for transferring an entered digital operand signal from a selected one of the data storage registers designated by that numeric key to the buffer storage register means.
Claim 5
Dependent Claim 66 words
A calculator as in claim 1 wherein said first means is responsive to a digital operator signal entered by operation of a first sequence of keys, including one of the first set and one of the second set and designating one of the data storage registers, for transferring an entered digital operand signal from the buffer storage register means to one of the data storage registers.
Claim 6
Dependent Claim 66 words
A calculator as in claim 4 wherein said first means is responsive to a digital operator signal entered by operation of a second sequence of keys, including one of the first set and one of the second set and designating one of the data storage registers, for transferring an entered digital operand signal from one of the data storage registers to the buffer storage register means.
Claim 7
Dependent Claim 28 words
A calculator as in claim 5 wherein said first sequence of keys includes a numeric key of the first set and an operator key of the second set.
Claim 8
Dependent Claim 30 words
A calculator as in claim 5 or 6 wherein said second sequence of keys includes a numeric key of the first set and an operator key of the second set.

References Cited (Backward Citations)

US2902217A Cited
US2982472A Cited
US3047228A Cited
US3166668A Cited
US3293616A Cited
US3328763A Cited
US3330946A Cited
US3402285A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-01-04 1985-07-06 1986-01-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-01-04 1989-07-06 1990-01-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-01-04 1993-07-06 1994-01-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag